Z53C80 PS Mstr - ReActive Micro Controller/53C80 SCSI.pdfThe Z53C80 increases the system performance...

1

Z53C80 SCSIZILOG

PS97SCC0200

FEATURES

PRODUCT SPECIFICATION

Z53C80SMALL COMPUTERSYSTEM INTERFACE (SCSI)

Asynchronous Interface (Supports 3 MB/s)

Direct SCSI Bus Interface with On-Board 48 mA Drivers

Supports Target and Initiator Roles

Meets SCSI Protocol as Defined in ANSI X3.131-1986Standard

Added “Glitch Eater” Enhancement to Minimize BusReflection

® Apple Macintosh is a registered trademark of Apple Computer, Inc.

Pin Compatible with the Industry Standard 5380

44-Pin PLCC or 48-Pin DIP Package Styles

DMA or Programmed I/O Data Transfers

Arbitration Support

Supports Normal or Block Mode DMA

Memory or I/O Mapped CPU Interface

GENERAL DESCRIPTION

The Z53C80 SCSI (Small Computer System Interface)controller is designed to implement the SCSI protocol asdefined by the ANSI X3.131-1986 standard, and it is fullycompatible with the industry standard 5380. The device iscapable of operating both as a Target and as an Initiator.Special high-current open-drain outputs enable it to directlyinterface to the SCSI bus. The Z53C80 has the necessaryinterface hook-ups which allow the system CPU tocommunicate with it as with any other peripheral device.The CPU can read from, or write to, the SCSI registerswhich are addressed as standard or memory-mappedI/Os.

The Z53C80 increases the system performance byminimizing the CPU intervention in DMA operations whichthe SCSI controls. The CPU is interrupted by the SCSIwhen it detects a bus condition that requires attention. Italso supports arbitration and reselection. The Z53C80 hasthe proper handshake signals to support normal and blockmode DMA operations with most DMA controllers available.

The added enhancement known as the “Glitch Eater” isused to minimize effects of bus reflection on improperlyterminated SCSI bus applications. The high frequencyreflections that can occur on the SCSI bus are filtered out,reducing the sensitivity of the inputs, specifically /REQ and/ACK to bus signal reflections. Figure 1 shows a worst caseinput waveform (labeled A), along with the filtered input(labeled B) and the output of a Schmitt trigger used toprovide the hysteresis required on SCSI inputs (labeledC). This enhancement is a requirement for the device tofunction properly in a Apple Macintosh® environment.

Notes:All Signals with a preceding front slash, "/", are active Low, e.g.,B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection Circuit Device

Power VCC VDD

Ground GND VSS

2

Z53C80 SCSI

PS97SCC0200

ZILOG

GENERAL DESCRIPTION (Continued)

0 20.0 40.0 60.0 80.0 100.0 120.0 140.0 160.0 180.0

5.50

5.00

4.50

4.00

3.50

3.00

2.50

2.00

1.50

1.00

.50

0

-.50

C

C

C

A

B

AA A

A

B A&BB

B

Figure 1. Worst Case Unfiltered Input (A), Filtered Input (B),Output of Schmitt-Trigger Used to Provide Hysteresis (C).

3

Z53C80 SCSIZILOG

PS97SCC0200

48 mA SCSI Transceivers

InterfaceControlLogic

DataInput

Register

DataOutput

Register

DMALogic

InterruptLogic

ControlRegisters

CPU BUSInterface

/IOR

/IOW

/CS

/RESET

A2-A0

D7-D0

/DA

CK

/EO

P

DR

Q

RE

AD

Y

IRQ

/DB7-/DB0,/DBP /ACK /ATN /BSY /MSG I//O C//D /REQ /RST /SEL

Figure 2a. SCSI Block Diagram

D7-D0

A2-A0

/IOR

/IOW

/CS

/RESET

/DACK

/EOP

DRQ

READY

IRQ

GND

/DB7-/DB0, /DBP

/ACK

/ATN

/BSY

/MSG

I//O

C//D

/REQ

/RST

/SEL

VCC

Z53C80SCSI

Figure 2b. SCSI Pin Functions

4

Z53C80 SCSI

PS97SCC0200

ZILOG

GENERAL DESCRIPTION (Continued)

Figure 4. 44-Pin PLCC Pin Assignments/IO

W

/IOR D7

D6

D5

VDD D4

D3

D2 D1

D0

/ATN /SEL

/BSY

GN

D

/DB7

/DB6

/DB5

GN

D

/DB4

/DB3

/RST

6

Z53C80SCSI

/RESET

IRQ

DRQ

/EOP

/DACK

GND

READY

A0

A1

A2

/CS

/DB2

/DB1

/DB0

/DBP

/REQ

/ACK

I//O

GND

C//D

/MSG

5 4 3 2 1 44 43 42 41 40

18 19 20 21 22 23 24 25 26 27 28

7

8

9

10

11

12

13

14

15

16

17

GND

39

38

37

36

35

34

33

32

31

30

29

Figure 3. 48-Pin DIP Pin Assignments

/DB7

/RST

GND

/BSY

GND

READY

A0

A1

A2

N/C

/CS

/IOW

/DB6

/DB5

GND

/DB4

/DB3

/DB2

N/C

/DB1

/DB0

GND

/DBP

/REQ

/ACK

I//O

GND

C//D

/MSG

N/C

D0

D1

/SEL

/ATN

N/C

/RESET

IRQ

DRQ

/EOP

/DACK

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

Z53C80SCSI

/IOR

D7

D6

D5

D2

D3

D4

VCC

21

22

23

24

28

27

26

25

5

Z53C80 SCSIZILOG

PS97SCC0200

PIN DESCRIPTION

Microprocessor Bus

A2-A0 Address Lines (Input). Address lines are used toaccess all internal registers with /CS, /IOR, and /IOW.

/CS /Chip Select (Input, active Low). /CS, in conjunctionwith /RD or /WR, enables the internal register selected byA2-A0, to be read from or write to. /CS and /DACK mustnever be active simultaneously.

/DACK /DMA Acknowledge (Input, active Low). /DACK, inconjunction with /IOR and /IOW, is used to enable readingor writing the SCSI I/O Data Registers when in the DMAMode. When the DRQ has acknowledged that the byte hasbeen successfully transferred to or from the DMA controller,this signal is asserted. /DACK and /CS must never beactive simultaneously.

DRQ DMA Request (Output, active High). This signal isasserted when the chip is ready to transfer a data byte toand from the DMA controller. The DMA Request will beasserted only if the DMA Mode bit (Register 2, Bit 1) is set.The transfer is complete upon reception of /DACK.

D7-D0 Data Lines (Bi-directional; Tri-State, active High).The Data Bus lines carry data and commands to and fromSCSI. D7 is the most significant bit of this bus.

/EOP /End of Process (Input, active Low). To terminate aDMA transfer, this signal is asserted. The current byte willbe transferred but no additional bytes will be requested ifasserted during a DMA cycle. /EOP can be used togenerate an interrupt when it is received from a DMAController.

/IOR /I/O Read (Input, active Low). This signal is used toread an internal register selected by /CS and A2-A0. TheInput Data Register can also be selected by this signalwhen /DACK is active during DMA transfers.

/IOW /I/O Write (Input, active Low). This signal is used towrite to an internal register selected by /CS and A2-A0. TheOutput Data Register can also be selected by this signalwhen used with /DACK during DMA transfers.

IRQ Interrupt Request (Output, active High). IRQ alerts themicroprocessor of an error condition or an event completion.Most of the interrupts are individually maskable.

READY Ready (Output, active High). This signal can beused to control the data transfer handshaking of blockmode DMA transfers. READY is asserted to indicate thatthe chip is ready to transfer data and remains false after atransfer until the chip is ready for another DMA transfer.READY is always asserted when the DMA Mode Bit is azero.

/RESET /Reset (Input, active Low). /RESET clears allregisters and has no effect upon the SCSI /RST signal.Therefore it does not reset the SCSI bus.

6

Z53C80 SCSI

PS97SCC0200

ZILOG

SCSI BUS

The following signals are all Bi-directional, active Low,open-drain, with 48 mA sink capacity. All pins interfacedirectly with the SCSI Bus.

/ACK /Acknowledge (Bi-directional, Open-Drain, ActiveLow). /ACK is driven by the Initiator and indicates anacknowledgment for a SCSI data transfer. /ACK is receivedas a response to the /REQ Signal in the Target role.

/ATN /Attention (Bi-directional, Open-Drain, Active Low)./ATN is driven by the Initiator and indicates an attentioncondition. /ATN is received and is responded to by enteringthe Message Out Phase in the Target role.

/BSY /Busy (Bi-directional, Open-Drain, Active Low). /BSYindicates that the SCSI Bus is being occupied. /BSY can bedriven by both the Target and the Initiator device.

/C//D /Control//Data (Bi-directional, Open-Drain, ActiveLow). /C//D indicates Control or Data information is on theSCSI Bus. This signal is driven by a Target and is receivedby the Initiator.

/I//O /Input//Output (Bi-directional, Open-Drain, Active Low)./I//O is driven by a Target and controls the direction of datatransfer on the SCSI Bus. When asserted, this signalindicates input to the Initiator. When not asserted, thissignal indicates output from the Initiator. This signal is alsoused to recognize the difference between the Selectionand Reselection Phases.

/MSG /Message (Bi-directional, Open-Drain, Active Low).The Target drives /MSG active during the Message Phaseand is received by the Initiator.

/REQ /Request (Bi-directional, Open-Drain, Active Low).Received by the Initiator and driven by a Target, /REQindicates a request for an SCSI data-transfer handshake.

/RST SCSI Bus RESET (Bi-directional, Open-Drain, ActiveLow). The /RST signal shows a SCSI Bus RESET conditionhas occurred.

/DB7-/DB0,/DBP /Data Bits, /Parity Bits (Bi-directional,Open-Drain, Active Low). These eight data bits (/DB7-/DB0), plus a parity bit (/DBP) form the SCSI Data Bus. /DB7has the highest priority during the Arbitration phase and isthe most significant bit (MSB). Data parity is odd and isalways generated and optionally checked, which is notvalid during Arbitration.

/SEL /Select (Bi-directional, Open-Drain, Active Low)./SEL is used by a Target to select an Initiator, or by anInitiator to reselect a Target.

7

Z53C80 SCSIZILOG

PS97SCC0200

FUNCTIONAL DESCRIPTION

General. The Small Computer System interface (SCSI)device has a set of eight registers that are controlled by theCPU. By reading and writing the appropriate registers, theCPU may initiate any SCSI Bus activity or may sample andassert any signal on the SCSI Bus. This allows the user toimplement all or any of the SCSI protocol in software. Theseregisters are read (written) by activating /CS with anaddress on A2-A0 and then issuing a /RD (/WR) pulse. Thissection describes the operation of the internal registers(Table 1).

Table 1. Register Summary

AddressA2 A1 A0 R/W Register Name

0 0 0 R Current SCSI Data0 0 0 W Output Data0 0 1 R/W Initiator Command

0 1 0 R/W Mode0 1 1 R/W Target Command1 0 0 R Current SCSI Bus Status

1 0 0 W Select Enable1 0 1 R Bus and Status1 0 1 W Start DMA Send

1 1 0 R Input Data1 1 0 W Start DMA Target Receive1 1 1 R Reset Parity/Interrupt1 1 1 W Start DMA Initiator Receive

Data Registers. The data registers are used to transferSCSI commands, data, status, and message bytes betweenthe microprocessor Data Bus and the SCSI Bus. The SCSIdoes not interpret any information that passes through thedata registers. The data registers consist of the transparentCurrent SCSI Data Register, the Output Data Register, andthe Input Data Register.

Current SCSI Data Register. Address 0 (Read Only). TheCurrent SCSI Data Register (Figure 5) is a read-onlyregister which allows the microprocessor to read the activeSCSI Data Bus. This is accomplished by activating /CSwith an address on A2-A0 and issuing a /RD pulse. If paritychecking is enabled, the SCSI Bus parity is checked at thebeginning of the read cycle. This register is used during aprogrammed I/O data read or during Arbitration to checkfor higher priority arbitrating devices. Parity is notguaranteed valid during Arbitration.

Figure 5. Current SCSI Data Register

Output Data Register. Address 0 (Write Only). The OutputData Register (Figure 6) is a write-only register that is usedto send data to the SCSI Bus. This is accomplished byeither using a normal CPU write, or under DMA control, byusing /WR and /DACK. This register also asserts theproper ID bits on the SCSI Bus during the Arbitration andSelection phases.

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7

Address: 0 (Read Only)

D7 D6 D5 D4 D3 D2 D1 D0

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7

D7 D6 D5 D4 D3 D2 D1 D0

Address: 0 (Write Only)

Figure 6. Output Data Register

8

Z53C80 SCSI

PS97SCC0200

ZILOG

FUNCTIONAL DESCRIPTION (Continued)

Input Data Register. Address 6 (Read Only). The inputData Register (Figure 7) is a read-only register that is usedto read latched data from the SCSI Bus. Data is latchedeither during a DMA Target receive operation when /ACKgoes active or during a DMA Initiator receive when /REQgoes active. The DMA Mode bit (Mode Register bit 1) mustbe set before data can be latched in the Input DataRegister. This register is read under DMA control using/RD and /DACK. Parity is optionally checked when theInput Data Register is loaded.

Assert Data Bus

Assert /ATN

Assert /SEL

Assert /BSY

Assert /ACK

Lost Arbitration

Arbitration in Progress

Assert /RST


D7 D6 D5 D4 D3 D2 D1 D0

Figure 8. Initiator Command Register(Register Read)

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7


D7 D6 D5 D4 D3 D2 D1 D0

Figure 7. Input Data Register

Initiator Command Register. Address 1 (Read/Write).The Initiator Command Register (Figures 8 and 9) are readand write registers which assert certain SCSI Bus signals,monitors those signals, and monitors the progress of busarbitration. Many of these bits are significant only whenbeing used as an Initiator; however, most can be usedduring Target role operation.

Assert Data Bus

Assert /ATN

Assert /SEL

Assert /BSY

Assert /ACK

"0"

Test Mode

Assert /RST


D7 D6 D5 D4 D3 D2 D1 D0

Figure 9. Initiator Command Register(Register Write)

9

Z53C80 SCSIZILOG

PS97SCC0200

The following paragraphs describe the operation of all bitsin the Initiator Command Register.

Bit 0. Assert Data Bus. The Assert Data Bus bit, when set,allows the contents of the Output Data Register to beenabled as chip outputs on the signals /DB7-/DB0. Parityis also generated and asserted on /DBP.

When connected as an Initiator, the outputs are onlyenabled if the Target Mode bit (Mode Register, bit 6) isFalse, the received signal I//O is False, and the phasesignals C//D, I//O, and /MSG match the contents of theAssert C//O, Assert I//O and Assert /MSG in the TargetCommand Register.

This bit should also be set during DMA send operations.

Bit 1. Assert/ATN/. Bit 1 may be asserted on the SCSI Busby setting this bit to a 1 if the Target Mode bit (ModeRegister, bit 6) is False, /ATN is normally asserted by theinitiator to request a Message Out bus phase. Note thatsince Assert/SEL and Assert/ATN are in the same register,a select with /ATN may be implemented with one CPU write/ATN may be deasserted by resetting this bit to zero. Aread on this register simply reflects the status of this bit.

Bit 2. Assert/SEL. Writing a 1 into this bit position asserts/SEL onto the SCSI Bus. /SEL is normally asserted afterArbitration has been successfully completed /SEL may bedisabled by resetting bit 2 to a 0. A read of this registerreflects the status of this bit.

Bit 3. Assert/BSY. Writing a 1 into this bit position asserts/BSY onto the SCSI Bus. Conversely, a 0 resets the /BSYsignal. Asserting /BSY indicates a successful selection orreselection. Resetting this bit creates a Bus-Disconnectcondition. Reading this register reflects bit status.

Bit 4. Assert/ACK. Bit 4 is used by the bus initiator to assert/ACK on the SCSI Bus. In order to assert /ACK, the TargetMode bit (Mode Register, bit 6) must be False. Writing azero to this bit deasserts /ACK. Reading this registerreflects bit status.

Bit 5. “0” (Write Bit). Bit 5 should be written with a 0 forproper operation.

Bit 5. LA (Lost Arbitration - Read Bit). Bit 5, when active,indicates that the SCSI detected a Bus-Free condition,arbitrated for use of the bus by asserting /BSY and its ID onthe Data Bus, and lost Arbitration due to /SEL beingasserted by another bus device. This bit is active onlywhen the Arbitrate bit (Mode Register, bit 0) is active.

Bit 6. Test Mode (Write Bit). Bit 6 is written during a testenvironment to place all output drivers, in the highimpedance state.

Bit 6. AIP (Arbitration in Process - Read Bit). Bit 6 is usedto determine if Arbitration is in progress. For this bit to beactive, the Arbitrate bit (Mode Register, bit 0) must havebeen set previously. It indicates that a Bus-Free conditionhas been detected and that the chip has asserted /BSYand put the contents of the Output Data Register onto theSCSI Bus. AIP will remain active until the Arbitrate bit isreset.

Bit 7. Assert/RST. Whenever a one is written to bit 7 of theInitiator Command Register, the /RST signal is asserted onthe SCSI Bus. The /RST signal will remain asserted until thisbit is reset or until an external /RESET occurs. After this bitis set (1), IRQ goes active and all internal logic and controlregisters are reset (except for the interrupt latch and theAssert/RST bit). Writing a zero to bit 7 of the InitiatorCommand Register deasserts the /RST signal. The statusof this bit is monitored by reading the Initiator CommandRegister.

Mode Register. Address 2 (Read/Write). The ModeRegister controls the operation of the chip. This registerdetermines whether the SCSI operates as an Initiator or aTarget, whether DMA transfers are being used, whetherparity is checked, and whether interrupts are generated onvarious external conditions. This register is read to checkthe value of these internal control bits (Figure 10).

Arbitrate

DMA Mode

Monitor /BSY

Enable /EOP Interrupt

Enable Parity Interrupt

Enable Parity Checking

Target Mode

"0"

Address: 2 (Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0

Figure 10. Mode Register

10

Z53C80 SCSI

PS97SCC0200

ZILOG


Bit 0. Arbitrate. The Arbitrate bit is set (1) to start theArbitration process. Prior to setting this bit, the Output DataRegister should contain the proper SCSI device ID value.Only one data bit should be active for SCSI Bus Arbitration.The SCSI waits for a Bus-Free condition before enteringthe Arbitration phase. The results of the Arbitration phaseis determined by reading the status bits LA and AIP(Initiator Command Register, bits 5 and 6, respectively).

Bit 1. DMA Mode. The DMA Mode bit is normally used toenable a DMA transfer and must be set (1) prior to writingStart DMA Send Register, Start DMA Target ReceiveRegister, and Start DMA Initiator Receiver Register. Thesethree registers are used to start DMA transfers. The TargetMode bit (Mode Register, bit 6) must be consistent withwrites to Start DMA Target Receive and Start DMA InitiatorReceive Registers [i.e., set (1) for a write to start DMATarget Receive Register and set (0) for a write to Start DMAInitiator Receive Register]. The control bit Assert Data Bus(Initiator Command Register, bit 0) must be True (1) for allDMA send operations. In the DMA mode, /REQ and /ACKare automatically controlled.

The DMA Mode bit is not reset upon the receipt of an /EOPsignal. Any DMA transfer is stopped by writing a zero intothis bit location; however, care must be taken not to cause/CS and /DACK to be active simultaneously.

Bit 2. Monitor Busy. The Monitor Busy bit, when True (1),causes an interrupt to be generated for an unexpectedloss of /BSY. When the interrupt is generated due to loss of/BSY, the lower six bits of the Initiator Command Registerare reset (0) and all signals are removed from the SCSIBus.

Bit 3. Enable/EOP interrupt. The enable /EOP interrupt,when set (1), causes an interrupt to occur when the /EOP(End of Process) signal is received from the DMA controllerlogic.

Bit 4. Enable Parity Interrupt. The Enable Parity Interruptbit, when set (1), will cause an interrupt (IRQ) to occur if aparity error is detected. A parity interrupt will only begenerated if the Enable Parity Checking bit (bit 5) is alsoenabled (1).

Bit 5. Enable Parity Checking. The Enable Parity Checkingbit determines whether parity errors are ignored or savedin the parity error latch. If this bit is reset (0), parity isignored. Conversely, if this bit is set (1), parity errors aresaved.

Bit 6. Targetmode. The Targetmode bit allows the SCSI tooperate as either a SCSI Bus Initiator, bit reset (0), or as aSCSI Bus Target device, bit set (1). If the signals /ATN and/ACK are to be asserted on the SCSI Bus, the Targetmodebit must be reset (0). If the signals C//D, I//O, /MSG, and/REQ are to be asserted on the SCSI Bus, the Targetmodebit must be set (1).

Bit 7. 0. Bit 7 should be written with a zero for properoperation.

Target Command Register. Address 3 (Read/Write). Whenconnected as a target device, the Target CommandRegister (Figure 11) allows the CPU to control the SCSI BusInformation Transfer phase and/or to assert /REQ by writingthis register. The Targetmode bit (Mode Register, bit 6)must be True (1) for bus assertion to occur. The SCSI Busphases are described in Table 2.

Table 2. SCSI Information Transfer Phase

Bus Phase ASSERT ASSERT ASSERTI//O C//D /MS

Data Out 0 0 0Unspecified 0 0 1Command 0 1 0

Message Out 0 1 1Data In 1 0 0Unspecified 1 0 1

Status 1 1 0Message In 1 1 1

When connected as an Initiator with DMA Mode True, if thephase lines I//O, C//D, and /MSG do not match the phasebits in the Target Command Register, a phase mismatchinterrupt is generated when /REQ goes active. To senddata as an Initiator, the Assert I//O, Assert C//D, and Assert/MSG bits must match the corresponding bits in the CurrentSCSI Bus Status Register. The Assert /REQ bit (bit 3) hasno meaning when operating as an Initiator.

Bits 4, 5, and 6 are not used.

11

Z53C80 SCSIZILOG

PS97SCC0200

Bit 7. Last Byte Sent (Read Only). The End Of DMATransfer bit (Bus and Status Register, bit 7) only indicateswhen the last byte was received from the DMA controller.The Last Byte Sent bit can be used to flag that the last byteof the DMA send operation has been transferred on theSCSI Data Bus.

/DBP

/SEL

I//O

C//D

/MSG

/REQ

/BSY

/RST


D7 D6 D5 D4 D3 D2 D1 D0

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7


D7 D6 D5 D4 D3 D2 D1 D0

Assert I//O

Assert C//D

Assert /MSG

Assert /REQ

"X"

Last Byte Sent

Address: 3 (Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0

Figure 11. Target Command Register

Current SCSI Bus Status Register. Address 4 (ReadOnly). The Current SCSI Bus Register is a read-onlyregister which is used to monitor seven SCSI Bus controlsignals, plus the Data Bus parity bit. For example, anInitiator device can use this register to determine thecurrent bus phase and to poll /REQ for pending datatransfers. This register may also be used to determine whya particular interrupt occurred. Figure 12 describes theCurrent SCSI Bus Status Register.

Select Enable Register. Address 4 (Write Only). TheSelect Enable Register (Figure 13) is a write-only registerwhich is used as a mask to monitor a signal ID during aselection attempt. The simultaneous occurrence of thecorrect ID bit, /BSY FALSE, and /SEL TRUE will cause aninterrupt. This interrupt can be disabled by resetting all bitsin this register. If the Enable Parity Checking bit (ModeRegister, bit 5) is active (1), parity is checked duringselection.

Figure 12. Current SCSI Bus Status Register

Figure 13. Select Enable Register

12

Z53C80 SCSI

PS97SCC0200

ZILOG


Bus and Status Register. Address 5 (Read Only). TheBus and Status Register (Figure 14) is a read-only registerwhich can be used to monitor the remaining SCSI controlsignals not found in the Current SCSI Bus Status Registers(/ATN and /ACK), as well as six other status bits. Thefollowing describes each bit of the Bus Status Registerindividually.

Bit 0. /ACK. Bit 0 reflects the condition of the SCSI Buscontrol signal /ACK. This signal is normally monitored bythe Target device.

Bit 1. /ATN. Bit 1 reflects the condition of the SCSI Buscontrol signal /ATN. This signal is normally monitored bythe Target device.

Bit 4. Interrupt Request Active. Bit 4 is set if an enabledinterrupt condition occurs. It reflects the current state of theIRQ output and can be cleared by reading the Reset Parity/Interrupt Register.

Bit 5. Parity Error. Bit 5 is set if a parity error occurs duringa data receive or a device selection. The Parity Error bit canonly be set (1) if the Enable Parity Check bit (ModeRegister, bit 5) is active (1). This bit may be cleared byreading the Reset Parity/Interrupt Register.

Bit 6. DMA Request. The DMA Request bit allows the CPUto sample the output pin DRQ. DRQ can be cleared byasserting /DACK or by resetting the DMA MODE bit (bit 1)in the Mode Register. The DRQ signal does not reset whena phase-mismatch interrupt occurs.

Bit 7. End Of DMA Transfer. The End Of DMA Transfer bitis set if /EOP, /DACK, and either /RD or /WR aresimultaneously active for at least 100 ns. Since the /EOPsignal can occur during the last byte sent to the OutputData Register, the /REQ and /ACK signals should bemonitored to ensure that the last byte has been transferred.This bit is reset when the DMA MODE bit is reset (0) in theMode Register.

DMA Registers. Three write-only registers are used toinitiate all DMA activity. They are: Start DMA Send, StartDMA Target Receive, and Start DMA Initiator Receive.Performing a write operation into one of these registersstarts the desired type of DM transfer. Data presented tothe SCSI on signals D7-D0 during the register write ismeaningless and has no effect on the operation. Prior towriting these registers, the DMA Mode bit (bit 1), and theTarget mode bit (bit 6) in the Mode Register must beappropriately set. The individual registers are brieflydescribed as follows:

Start DMA Send. Address 5 (Write Only). This register iswritten to initiate a DMA send, from the DMA to the SCSIBus, for either Initiator or Target role operations. The DMAMode bit (Mode Register, bit 1) is set prior to writing thisregister.

Start DMA Target Receive. Address 6 (Write Only). Thisregister is written to initiate a DMA receive - from the SCSIBus to the DMA, for Target operation only. The DMA Modebit (bit 1) and the Targetmode bit (bit 6) in the ModeRegister must both be set (1) prior to writing this register.

/ACK

/ATN

Busy Error

Phase Match

Interrupt Request Active

Parity Error

DMA Request

End of DMA


D7 D6 D5 D4 D3 D2 D1 D0

Figure 14. Bus and Status Register

Bit 2. Busy Error. The Busy Error bit is active if an unexpectedloss of the /BSY signal has occurred. This latch is setwhenever the Monitor Busy bit (Mode Register, bit 2) isTrue and /BSY is False. An unexpected loss of /BSYdisables any SCSI outputs and resets the DMA Mode bit(Mode Register, bit 1).

Bit 3. Phase Match. The SCSI signals /MSG, C//D, andI//O, represent the current information transfer phase. ThePhase Match bit indicates whether the current SCSI Busphase matches the lower three bits of the Target CommandRegister. Phase Match is continuously updated and is onlysignificant when operating as a Bus Initiator. A phasematch is required for data transfers to occur on the SCSIBus.

13

Z53C80 SCSIZILOG

PS97SCC0200

Start DMA Initiator Receive. Address 7 (Write Only). Thisregister is written to initiate a DMA receive from the SCSIBus to the DMA, for Initiator operation only. The DMA Modebit (bit 6) must be False (0) in the Mode Register prior towriting this register.

Reset Parity/Interrupt. Address 7 (Read Only). Readingthis register resets the Parity Error bit (bit 5), the InterruptRequest bit (bit 4), and the Busy Error bit (bit 2) in the Busand Status Register.

On-Chip SCSI Hardware Support. The SCSI is easy touse because of its simple architecture. The chip allowsdirect control and monitoring of the SCSI Bus by providinga latch for each signal. However, portions of the protocoldefine timings which are much too quick for traditionalmicroprocessors to control. Therefore, hardware supporthas been provided for DMA transfers, bus arbitration,phase change monitoring, bus disconnection, bus reset,parity generation, parity checking, and device selection/reselection.

Arbitration is accomplished using a Bus-Free filter tocontinuously monitor /BSY. If /BSY remains inactive for atleast 400 ns, the SCSI is considered free and Arbitrationmay begin. Arbitration will begin if the bus is free, /SEL isinactive, and the Arbitrate bit (Mode Register, bit 0) isactive. Once arbitration has begun (/BSY asserted), anarbitration delay of 2.2 µs must elapse before the Data Buscan be examined to determine if Arbitration is enabled.This delay is implemented in the controlling softwaredriver.

The Z53C80 is a clockwise device. Delays such as bus-free delay, bus-set delay, and bus-settle delay areimplemented using gate delays. These delays may differbetween devices because of inherent process variations,but are well within the proposed ANSI X3.131 - 1986specification.

Interrupts. The Z53C80 provides an interrupt output (IRQ)to indicate a task completion or an abnormal busoccurrence. The use of interrupts is optional and may bedisabled by resetting the appropriate bits in the ModeRegister or the Select Enable Register.

When an interrupt occurs, the Bus and Status Register andthe Current SCSI Bus Status Register (Figures 12 and 14)must be read to determine which condition created theinterrupt. IRQ can be reset simply by reading the ResetParity/Interrupt Register or by an external chip reset/RESET active for 100 ns.

Assuming the Z53C80 has been properly initialized, aninterrupt will be generated if the chip is selected orreselected, if an /EOP signal occurs, if a parity error occursduring a data transfer, if a bus phase mismatch occurs, orif a SCSI Bus disconnection occurs.

Selection Reselection. The Z53C80 generates a selectinterrupt if SEL is active (0), its device ID is True and /BSYis False for at least a bus-settle delay. If I//O is active, thisis considered a reselect interrupt. The correct ID bit isdetermined by a match in the Select Enable Register. Onlya single bit match is required to generate an interrupt. Thisinterrupt may be disabled by writing zeros into all bits of theSelect Enable Register.

If parity is supported, parity should be good during theselection phase. Therefore, if the Enable Parity bit (ModeRegister, bit 5) is active, the Parity Error bit is checked toensure that a proper selection has occurred. The EnableParity Interrupt bit need not be set for this interrupt to begenerated.

The proposed SCSI specification also requires that nomore than two device IDs be active during the selectionprocess. To ensure this, the Current SCSI Data Register isread.

The proper values for the Bus and Status Register and theCurrent SCSI Bus Status Register are displayed in Figures15 and 16, respectively.

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

0 0 0 1 X 0 X 0

D7 D0


14

Z53C80 SCSI

PS97SCC0200

ZILOG



End of Process (EOP) Interrupt. An End Of Processsignal (EOP) which occurs during a DMA transfer (DMAMode True) will set the End of DMA Status bit (Bus andStatus Register bit 7) and will optionally generate aninterrupt if Enable EOP Interrupt bit (Mode Register, bit 3)is True. The /EOP pulse will not be recognized (End of DMAbit set) unless /EOP, /DACK, and either /RD or /WR areconcurrently active for at least 50 ns. DMA transfers canstill occur if /EOP was not asserted at the correct time. Thisinterrupt is disabled by resetting the Enable EOP Interruptbit.

The proper values for the Bus and Status Register and theCurrent SCSI Bus Status Register for this interrupt areshown in Figures 17 and 18.



The End of DMA bit is used to determine when a blocktransfer is complete. Receive operations are completewhen there is no data left in the chip and no additionalhandshakes occurring. The only exception to this isreceiving data as an Initiator and the Target opts to sendadditional data for the same phase. In this /REQ goesactive and the new data is present in the Input DataRegister. Since a phase-mismatch interrupt will not occur,/REQ and /ACK need to be sampled to determine that theTarget is attempting to send more data.

For send operations, the End of DMA bit is set when theDMA finishes its transfers, but the SCSI transfer may still bein progress. If connected as a Target, /REQ and /ACKshould be sampled until both are False. If connected as anInitiator, a phase change interrupt is used to signal thecompletion of the previous phase. It is possible for theTarget to request additional data for the same phase. Inthis case, a phase change will not occur and both /REQand /ACK are sampled to determine when the last byte wastransferred.

SCSI Bus Reset. The SCSI generates an interrupt whenthe /RST signal transitions to True. The device releases allbus signals within a bus-clear delay of this transition. Thisinterrupt also occurs after setting the Assert /RST bit(Initiator Command Register, bit 7). This interrupt cannotbe disabled. (Note: /RST is not latched in bit 7 of theCurrent SCSI Bus Status Register and is not active whenthis port is read. For this case, the Bus Reset interrupt isdetermined by default.)


D7 D0

/DBP

/SEL

I//O

C//D

/MSG

/REQ

/BSY

/RST

0 0 0 X X X 0 X

D7 D0

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

1 0 0 1 0 0 0 X

D7 D0

/DBP

/SEL

I//O

C//D

/MSQ

/REQ

/BSY

/RST

0 1 1 X X X 0 X

15

Z53C80 SCSIZILOG

PS97SCC0200

D7 D0

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

0 X 1 1 1 0 X X



Parity Error. An interrupt is generated for a received parityerror it the Enable Parity Check (bit 5) and the Enable ParityInterrupt (bit 4) bits are set (1) in the Mode Register. Parityis checked during a read of the Current SCSI Data Registerand during a DMA receive operation. A parity error can bedetected without generating an interrupt by disabling theEnable Parity Interrupt bit and checking the Parity Errorflag (Bus and Status Register, bit 5).




Bus Phase Mismatch. The SCSI phase lines have thesignals I//O, C//D, and /MSG. These signals are comparedwith the corresponding bits in the Target CommandRegister: Assert I//O (bit 0), Assert C//D (bit 1), and Assert/MSG (bit 2). The comparison occurs continually and isreflected in the Phase Match bit (bit 3) of the Bus and StatusRegister. If the DMA Mode bit (Mode Register, bit 1) isactive and a phase mismatch occurs when /REQ transitionsfrom False to True, an interrupt (IRQ) is generated.

D7 D0

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

0 X 0 1 X 0 X X

D7 D0

/DBP

/SEL

I//O

C//D

/MSG

/REQ

/BSY

/RST

X X X X X X X X

D7 D0

/DBP

/SEL

I//O

C//D

/MSQ

/REQ

/BSY

/RST

0 1 1 X X X 0 X

16

Z53C80 SCSI

PS97SCC0200

ZILOG


A phase mismatch prevents the recognition of /REQ andremoves the chip from the bus during an Initiator sendoperation (/DB7-/DB0 and /DBP will not be driven eventhrough the Assert Data Bus bit (Initiator Command Register,bit 0). This may be disabled by resetting the DMA Mode bit(Note: It is possible for this interrupt to occur whenconnected as a Target if another device is driving thephase lines to a different state).


Loss of BSY. If the Monitor Busy bit (bit 2) in the ModeRegister is active, an interrupt is generated if the BSYsignal goes FALSE for at least a bus-settle delay. Thisinterrupt is disabled by resetting the Monitor Busy bit.Register values are displayed in Figures 25 and 26.





D7 D0

/DBP

/SEL

I//O

C//D

/MSQ

/REQ

/BSY

/RST

0 0 0 X X X 0 0

D7 D0

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

0 0 0 1 0 0 X 0

D7 D0

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

0 0 0 1 X 1 0 0

D7 D0

/DBP

/SEL

I//O

C//D

/MSQ

/REQ

/BSY

/RST

0 1 X X X X 0 X

17

Z53C80 SCSIZILOG

PS97SCC0200

Reset Conditions. Three possible reset situations existwith the Z53C80, as follows:

Hardware Chip Reset. When the signal RST is active forat least 100 ns, the Z53C80 device is re-initialized and allinternal logic and control registers are cleared. This is achip reset only and does not create a SCSI Bus-Resetcondition.

SCSI Bus Reset (/RST) Received. When a SCSI /RSTsignal is received, an IRQ interrupt is generated and a chipreset is performed. All internal logic and registers arecleared, except for the IRQ interrupt latch and the Assert/RST bit (bit 7) in the Initiator Command Register. (Note:The /RST signal may be sampled by reading the CurrentSCSI Bus Status Register, however, this signal is notlatched and may not be present when this port is read.)

SCSI Bus Reset (/RST) Issued. If the CPU sets the Assert/RST bit+ 7) in the Initiator Command Register, the /RSTsignal goes active on the SCSI Bus and an internal reset isperformed. Again, all internal logic and registers arecleared except for the IRQ interrupt latch and the Assert/RST bit (bit 7) in the Initiator Command Register. The /RSTsignal will continue to be active until the Assert /RST bit isreset or until a hardware reset occurs.

Data Transfers. Data is transferred between SCSI Busdevices in one of four modes: 1) Programmed I/O, 2)Normal DMA, 3) Block Mode DMA, or 4) Pseudo DMA. Thefollowing sections describe these modes in detail (Note:for all data transfer operations /DACK and /CS shouldnever be active simultaneously.)

Programmed I/O Transfers. Programmed I/O is the mostprimitive form of data transfer. The /REQ and /ACKhandshake signals are individually monitored and assertedby reading and writing the appropriate register bits. Thistype of transfer is normally used when transferring smallblocks of data such as command blocks or message andstatus bytes. An Initiator send operation would begin bysetting the C//D, I//O, and /MSG bits in the Target CommandRegister to the correct state so that a phase match exists.In addition to the phase match condition, it is necessary forthe Assert Data Bus bit (Initiator Command Register, bit 0)to be True and the received I/O signal to be False for theZ53C80 to send data. For each transfer, the data is loadedinto the Output Data Register. The CPU then waits for the/REQ bit (Current SCSI Bus Status Register, bit 5) tobecome active. Once /REQ goes active, the Phase Matchbit (Initiator Command Register, bit 4) is set. The /REQ bitis sampled until it becomes FALSE and the CPU resets theAssert /ACK bit to complete the transfer.

Normal DMA Mode. DMA transfers are normally used forlarge block transfers. The SCSI chip outputs a DMA

request (DRQ) whenever it is ready for a byte transfer.External DMA logic uses this DRQ signal to generate/DACK and a /RD or a /WR pulse to the Z53C80. DRQ goesinactive when /DACK is asserted and /DACK goes inactivesome time after the minimum read or write pulse width.This process is repeated for every byte. For this mode,/DACK should not be allowed to cycle unless a transfer istaking place.

Block Mode Transfers. The Block Mode DMA transfersallow an external DMA controller, such as the Intel 8237,to perform successive DMA transfers without abandoningthe data bus to the microprocessor. Keeping an active/DACK prevents the (Intel-type) CPUs from gaining controlof the system bus. The Block Mode handshaking methoddoes not increase the transfer rate. Preventing the CPUfrom multiplexing the system bus does not have anyspeed advantages. Therefore, this is not recommendedfor initiator use.

In the Block Mode, the SCSI chip asserts the DRQ signalto initiate the transfer. The DMA controller responds to theDRQ signal by asserting the /DACK and remains assertedthroughout the transfer. The 53C80 asserts the READYsignal after the /IOR or /IOW signals deassert, effectivelyreplacing the DRQ signal. The READY signal for Intel-typeDMA controllers extends the memory read and writesignals. Therefore, D7-D0 is available to be read or writtenon the system bus until the SCSI chip is ready for the nexttransfer. This transfer method prevents the CPU fromexecuting any action, such as a refresh cycle on thesystem bus. In the non-block DMA mode, the system busis unoccupied until the 53C80 asserts DRQ. This indicatesthat the chip is ready for the next byte transfer. Theadvantage of this mode is that it allows the CPU to use thesystem bus while the 53C80 is transferring data across theSCSI bus.

Caution must be taken when executing this mode due tothe operation of READY. For example, if a phase mismatchinterrupt occurs, the READY signal will stay inactive andIRQ will be active. Then, the DMA controller cannot givethe system bus back to the CPU for the 53C80 interrupt tobe serviced since READY remains inactive. READY mustbe asserted to continue the bus cycle. Therefore, /EOPshould be used in Block Mode so that the CPU can regaincontrol of the bus after the last byte has been transferred.To make READY active again, reset the DMA Mode Bit.

Block Mode transfers are stopped in the same fashion asin the Block Mode. This is executed by resetting the DMAMode Bit or using the /EOP signal. (See the previoussection, Normal DMA Mode, for more information onstopping a DMA transfer.)

18

Z53C80 SCSI

PS97SCC0200

ZILOG


Pseudo DMA Mode. To avoid monitoring and assertingthe request/acknowledgment handshake signals forprogrammed I/O transfers, the system may be designed toimplement a pseudo DMA mode. This mode is implementedby programming the Z53C80 to operate in the DMA mode,but using the CPU to emulate the DMA handshake. DRQmay be detected by polling the DMA Request bit (bit 6) inthe Bus and Status Register, by sampling the signalthrough an external port, or by using it to generate a CPUinterrupt. Once DRQ is detected, the CPU can perform aread or write data transfer. This CPU read/write is externallydecoded to generate the appropriate /DACK and /RD or/WR signals.

Often, external decoding logic is necessary to generatethe /CS signal. This same logic may be used to generate/DACK at no extra cost and provide an increasedperformance in programmed I/O transfers.

Halting a DMA Operation. The EOP signal is not the onlyway to halt a DMA transfer. A bus phase mismatch or areset of the DMA MODE bit (Mode Register, bit 1) can alsoterminate a DMA cycle for the current bus phase.

Using the /EOP Signal. If /EOP is used, it should beasserted for at least 50 ns while /DACK and /RD or /WR aresimultaneously active. Note, however, that if /RD or /WR isnot active, an interrupt is generated, but the DMA activitycontinues. The /EOP signal does not reset the DMA MODEbit. Since the /EOP signal can occur during the last bytesent to the Output Data Register, the /REQ and /ACKsignals are monitored to ensure that the last byte hastransferred.

Bus Phase Mismatch Interrupt. A bus phase mismatchinterrupt is used to halt the transfer if operating as anInitiator. Using this method frees the host from maintaininga data length counter and frees the DMA logic fromproviding the /EOP signal. If performing an Initiator sendoperation, the Z53C80 requires /DACK to cycle before/ACK goes inactive. Since phase changes cannot occur if/ACK is active, either /DACK must be cycled after the lastbyte is sent or the DMA Mode bit must be reset in order toreceive the phase mismatch interrupt.

Resetting the DMA MODE Bit. A DMA operation may behalted at any time simply by resetting the DMA Mode bit.It is recommended that the DMA Mode bit be reset afterreceiving an /EOP or bus phase-mismatch interrupt. TheDMA Mode bit must then be set before writing any of thestart DMA registers for subsequent bus phases.

If resetting the DMA Mode bit is used instead of /EOP forTarget role operation, then care must be taken to reset thisbit at the proper time. If receiving data as a Target device,the DMA Mode bit must be reset once the last DRQ isreceived and before /DACK is asserted to prevent anadditional /REQ from occurring. Resetting this bit causesDRQ to go inactive. However, the last byte receivedremains in the Input Data Register and may be obtainedeither by performing a normal CPU read or by cycling/DACK and /RD. In most cases, /EOP is easier to use whenoperating as a Target device.

19

Z53C80 SCSIZILOG

PS97SCC0200

READ REGISTERS

Figure 27. Current SCSI Data Register

Figure 28. Initiator Command Register





/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7


D7 D6 D5 D4 D3 D2 D1 D0

Assert Data Bus

Assert /ATN

Assert /SEL

Assert /BSY

Assert /ACK

Lost Arbitration

Arbitration in Progress

Assert /RST


D7 D6 D5 D4 D3 D2 D1 D0

Arbitrate

DMA Mode

Monitor /BSY




Target Mode

"0"


D7 D6 D5 D4 D3 D2 D1 D0

Assert I//O

Assert C//D

Assert /MSG

Assert /REQ

"0"

Last Byte Sent


D7 D6 D5 D4 D3 D2 D1 D0

/DBP

/SEL

I//O

C//D

/MSG

/REQ

/BSY

/RST


D7 D6 D5 D4 D3 D2 D1 D0

/ACK

/ATN

Busy Error

Phase Match


Parity Error

DMA Request

End of DMA

D7 D6 D5 D4 D3 D2 D1 D0


20

Z53C80 SCSI

PS97SCC0200

ZILOG

READ REGISTERS (Continued)

Figure 33. Input Data Register

Figure 34. Reset Parity/Interrupt

WRITE REGISTERS

Figure 35. Output Data Register Figure 36. Initiator Command Register

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7


D7 D6 D5 D4 D3 D2 D1 D0

"X"


D7 D6 D5 D4 D3 D2 D1 D0

X = Don't Care

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7

Address: 0 Write Only)

D7 D6 D5 D4 D3 D2 D1 D0

Assert Data Bus

Assert /ATN

Assert /SEL

Assert /BSY

Assert /ACK

"0"

Test Mode

Assert /RST


D7 D6 D5 D4 D3 D2 D1 D0

21

Z53C80 SCSIZILOG

PS97SCC0200



Figure 39. Select Enable Register

Figure 40. Start DMA Send

Figure 41. Start DMA Target Receive

Figure 42. Start DMA Initiator Receive

Arbitrate

DMA Mode

Monitor /BSY




Target Mode

"0"


D7 D6 D5 D4 D3 D2 D1 D0

"X"


D7 D6 D5 D4 D3 D2 D1 D0

"X"


D7 D6 D5 D4 D3 D2 D1 D0Assert I//O

Assert C//D

Assert /MSG

Assert /REQ

"X"


D7 D6 D5 D4 D3 D2 D1 D0

Last Byte Sent

/DB0

/DB1

/DB2

/DB3

/DB4

/DB5

/DB6

/DB7


D7 D6 D5 D4 D3 D2 D1 D0

"X"


D7 D6 D5 D4 D3 D2 D1 D0

22

Z53C80 SCSI

PS97SCC0200

ZILOG

ABSOLUTE MAXIMUM RATINGS

Voltages on all pinswith respect to GND................................. –0.3V to +7.0VOperating Ambient Temperature ................................... †Storage Temperature ............................–65°C to +150°C

Stresses greater than those listed under Absolute MaximumRatings may cause permanent damage to this device. Thisis a stress rating only; operation of the device at anycondition above those indicated in the operational sectionsof these specifications is not implied. Exposure to absolutemaximum rating conditions for extended periods mayaffect device reliability.

STANDARD TEST CONDITIONS

The DC characteristics and capacitance section belowapply for the following standard test conditions, unlessotherwise noted. All voltages are referenced to GND.Positive current flows into the referenced pin. Standardconditions are as follows:

+4.75V ≤ VCC ≤ +5.25V GND = 0V TA as specified in Ordering Information

From OutputUnder Test

ThresholdVoltage

75 pF

I = 2 mAOL

I = 250 µAOH

V = 1.4 VT

Figure 43. Standard Test Dynamic Load Circuit

Note:† See Ordering Information

+5V

From OutputUnder Test

75 pF

2.2 kΩ

Figure 44. Open-Drain Test Load

23

Z53C80 SCSIZILOG

PS97SCC0200

DC CHARACTERISTICS

Symbol Parameter Condition Min Max Units

VDD Supply Voltage 4.75 5.25 VVIH High-Level Input Voltage 2.0 VDD +0.5 VVIL Low-Level Input Voltage VSS –0.5 0.8 VIIH1 High-Level Input Current VIH = 5.25V

SCSI Bus Pins VIL = 0V 50 µA

IIH2 High-Level Input Current VIH = 5.25VAll Other Pins 10 µA

IIL1 Low-Level Input CurrentSCSI Bus Pins (Except /RST) VIL = VSS –50 µA

IIL2 Low-Level Input CurrentAll Other Pins VIL = VSS –10 µA

VOH1 High-Level Output Voltage IOH = –4 mA 2.4 VDD VVOL1 Low-Level Output Voltage

SCSI Bus Pins IOL = 48 mA VSS 0.5 VVOL2 Low-Level Output Voltage

All Other Pins IOL = 8 mA VSS 0.4 VIDD Supply Current 15 mATA Operating Free-Air Temperature 0 70 °C

24

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSCPU Write Cycle Timing Diagram

Figure 45. CPU Write Cycle

AC CHARACTERISTICSCPU Write Cycle Table

No Description Min Max Units

1 Address Setup to Write Enable [1] 10 ns2 Address Hold from End Write Enable [1] 10 ns3 Write Enable Width* 40 ns

4 Chip Select Hold from End of /IOW 0 ns5 Data Setup to end of Write Enable [1] 20 ns6 Data Hold Time form End of /IOW 20 ns

Note:[1] Write Enable is the occurrence of /WR and /CS.

/SCSICS

A2-A0

/RD

D7-D0

1 2

3 4

5 6

25

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSCPU Read Cycle Timing Diagram

A2-A0

/SCSICS

/RD

D7-D0

21

3

54

Figure 46. CPU Read Cycle

AC CHARACTERISTICSCPU Read Cycle Table


1 Address Setup to Read Enable [1] 10 ns2 Address Hold from End Read Enable [1] 10 ns

3 Chip Select Hold from End of /RD 0 ns4 Data Access Time from Read Enable [1] 70 ns5 Data Hold Time from End of Read Enable [1] 10 ns

Note:[1] Read Enable is the occurrence of /RD and /CS.

26

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSDMA Write (Non-Block Mode) Initiator Send Cycle Timing Diagram

Figure 47. DMA Write (Non-Block Mode) Initiator Send Cycle

DRQ

/DACK

/WR

D7-D0

21

98

7

3 4

65

10

12 1113

/EOP

/REQ

/ACK

/DB7-/DB0,/DBP

27

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSDMA Write Initiator Send Cycle Table


1 DRQ Low from /DACK Low 60 ns2 /DACK High to DRQ High 30 ns3 Write Enable Width [1] 50 ns

4 /DACK Hold from End of /WR 0 ns5 Data Setup to End of Write Enable [1] 50 ns6 Data Hold Time from End of /WR 25 ns

7 Width of /EOP Pulse [2] 50 ns8 /REQ Low to /ACK Low 90 ns9 /REQ High to DRQ High 70 ns

10 /DACK High to /ACK High 90 ns11 /WR High to Valid SCSI Data 50 ns12 Data Hold from Write Enable [1] 15 ns13 Data Setup to /ACK Low 55 ns

Notes:[1] Write Enable is the occurrence of /WR and /DACK.[2] /EOP, /WR, and /DACK must be concurrently Low for at least T7 for

proper recognition of the /EOP pulse.

28

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSDMA Read (Non-Block Mode) Initiator Receive Timing Diagram

DRQ

/DACK

D7-D0

/EOP

/REQ

/ACK

/DB7-/DB0,/DBP

/IOR

BYTE N

BYTE N

1 2

3

4 5

6

7

8

9

10

11 12

Figure 48. DMA Read (Non-Block Mode) Initiator Receive

29

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSDMA Read (Non-Block Mode) Initiator Receive Table

Name Description Min Max Units

1 DRQ False from /DACK True 60 ns2 /DACK False to DRQ True 30 ns

3 /DACK Hold Time from End of /IOR 0 ns4 Data Access Time from Read Enable [1] 70 ns

5 Data Hold Time from End of /IOR 10 ns6 Width of /EOP Pulse [2] 50 ns7 /REQ True to DRQ True 70 ns

8 /REQ True to /ACK True 90 ns9 /REQ False to /ACK False (/DACK False) 80 ns

10 /DACK False to /ACK False (/REQ False) 90 ns11 DATA Setup Time to /REQ 20 ns12 DATA Hold Time from /REQ True 50 ns

Notes:[1] Read enable is the occurrence of both /IOR and /DACK.[2] /EOP, /IOR and /DACK must be concurrently true for at least T6 for


30

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSDMA Write (Non-Block Mode) Target Send Cycle Timing Diagram

6

12

DRQ

/DACK

/WR

D7-D0

/EOP

/REQ

/ACK

/DB7-/DB0,/DBP

4

13

11

9

1

3

2

7

5

8

10

Figure 49. DMA Write (Non-Block Mode) Target Send Cycle

31

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSDMA Write Target Send Cycle Table


1 DRQ Low from /DACK Low 60 ns2 /DACK High to DRQ High 30 ns3 Write Enable Width [1] 50 ns

4 /DACK Hold from /WR High 0 ns5 Data Setup to End of Write Enable [1] 50 ns6 Data Hold Time from End of /WR 25 ns

7 Width of /EOP Pulse [2] 50 ns8 /ACK Low to /REQ High 80 ns9 /REQ from End of /DACK (/ACK High) 90 ns

10 /ACK Low to DRQ High (Target) 70 ns11 /ACK High to /REQ Low (/DACK High) 100 ns12 Data Hold from Write Enable 15 ns13 Data Setup to /REQ Low (Target) 55 ns

Notes:[1] Write Enable is the occurrence of /IOW and /DACK[2] /EOP, /WR, and /DACK must be concurrently Low for at least T7 for


32

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSDMA Read (Non-Block Mode) Target Receive Timing Diagram

DRQ

/DACK

D7-D0

/EOP

/REQ

/ACK

/DB7-/DB0,/DBP

/IOR

BYTE N

BYTE N

1 2

3

4 5

6

7 8

9 10

1211

Figure 50. DMA Read (Non-Block Mode) Target Receive

33

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSDMA Read (Non-Block Mode) Target Receive Table


1 DRQ False from /DACK True 60 ns2 /DACK False to DRQ True 30 ns3 /DACK Hold Time from End of /IOR 0 ns

4 Data Access Time from Read Enable [1] 70 ns5 Data Hold Time from End of /IOR 10 ns6 Width of /EOP Pulse [2] 50

7 /ACK True to DRQ True 708 /DACK False to /REQ True (/ACK False) 909 /ACK True to /REQ False 80

10 /ACK False to /REQ True (/DACK False) 10011 DATA Setup Time to /ACK 2012 DATA Hold Time from /ACK True 30

Notes:[1] Read enable is the occurrence of both /IOR and /DACK.[2] /EOP, /IOR and /DACK must be concurrently true for a least T6 for


34

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSDMA Write (Block Mode) Target Send Timing Diagram

DRQ

/DACK

D7-D0 BYTE N

/IOW

BYTE NBYTE N-1

/EOP

/REQ

/ACK

READY

DB7-DB0

1

2 3

4 5

6

7

8

10 11

9

12

13 14

Figure 51. DMA Write (Block Mode) Target Send

35

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSDMA Write (Block Mode) Target Send Table


1 DRQ False from /DACK True 60 ns2 Write Enable Width [1] 50 ns3 Write Recovery Time 120 ns

4 Data Setup to End of Write Enable [1] 50 ns5 Data Hold Time from End of /IOW 25 ns6 Width of /EOP Pulse [2] 50 ns7 /ACK True to /REQ False 80 ns

8 /REQ from End of /IOW (/ACK False) 90 ns9 /REQ from End of ACK (/IOW False) 100 ns

10 /ACK True to READY True 70 ns

11 READY True to /IOW False 70 ns12 /IOW False to READY False 70 ns13 DATA Hold from /ACK True 40 ns14 Data Setup to /REQ True 55 ns

Notes:[1] Read enable is the occurrence of both /IOR and /DACK.[2] /EOP, /IOW, and /DACK must be concurrently true for at least T6 for


36

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSDMA Read (Block Mode) Target Receive Timing Diagram

DRQ

/DACK

D7-D0

/EOP

/REQ

/ACK

/DB7-/DB0,/DBP

/IOR

BYTE N

BYTE N

READY

1

2

3 4

5

6

78

9

12

11

13

10

Figure 52. DMA Read (Block Mode) Target Receive

37

Z53C80 SCSIZILOG

PS97SCC0200

AC CHARACTERISTICSDMA Read (Block Mode) Target Receive Table


1 DRQ False from /DACK True 60 ns2 /IOR Recovery Time 120 ns3 Data Access Time from Read Enable [1] 70 ns

4 Data Hold Time from End of /IOR 105 Width of /EOP Pulse [2] 50 ns6 /IOR False to /REQ True (/ACK False) 90 ns

7 /ACK True to /REQ False 80 ns8 /ACK False to /REQ True (/IOR False) 100 ns9 /ACK True to READY True 70 ns

10 READY True to Valid Data 50 ns11 /IOR False to READY False 70 ns12 DATA Setup time to /ACK 2013 DATA Hold Time from /ACK 30

Notes:[1] Read enable is the occurrence of both /IOR and /DACK.[2] /EOP, /IOR, and /DACK must be concurrently true for at least T5 for


AC CHARACTERISTICSReset Timing Diagram

/RESET

1

Figure 53. Reset

AC CHARACTERISTICSReset Table


1 Minimum Width of /RESET 100 ns

38

Z53C80 SCSI

PS97SCC0200

ZILOG

AC CHARACTERISTICSArbitration Timing Diagram

Figure 54. Arbitration

AC CHARACTERISTICSArbitration Table


1 Bus Clear from SEL True 600 ns2 ARBITRATE Start from BSY False 1200 2200 ns

/SEL

/BSY

D7-D0 BYTE N

ARB

1

2

39

Z53C80 SCSIZILOG

PS97SCC0200

PACKAGE INFORMATION

48-Pin DIP Package Diagram

44-Pin PLCC Package Diagram

40

Z53C80 SCSI

PS97SCC0200

ZILOG

ORDERING INFORMATION

Z53C80

48-Pin DIP 44-Pin PLCCZ53C8003PSC Z53C8003VSC

PackageP = Plastic DIPV = Plastic Lead Chip Carrier

EnvironmentalC = Plastic Standard

TemperatureS = 0°C to +70°C

Speed3 = 3 MB per second

Example:Z 53C80 03 V S C

Environmental FlowTemperaturePackageSpeedProduct NumberZilog Prefix

is a Z53C80, 3 MB/s, PLCC, 0°C to +70°C, Plastic Standard Flow.

Zilog’s products are not authorized for use as critical compo-nents in life support devices or systems unless a specific writtenagreement pertaining to such intended use is executed betweenthe customer and Zilog prior to use. Life support devices orsystems are those which are intended for surgical implantationinto the body, or which sustains life whose failure to perform,when properly used in accordance with instructions for useprovided in the labeling, can be reasonably expected to result insignificant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.Campbell, CA 95008-6600Telephone (408) 370-8000Telex 910-338-7621FAX 408 370-8056Internet: http://www.zilog.com

© 1997 by Zilog, Inc. All rights reserved. No part of this documentmay be copied or reproduced in any form or by any meanswithout the prior written consent of Zilog, Inc. The information inthis document is subject to change without notice. Devices soldby Zilog, Inc. are covered by warranty and patent indemnificationprovisions appearing in Zilog, Inc. Terms and Conditions of Saleonly. Zilog, Inc. makes no warranty, express, statutory, implied orby description, regarding the information set forth herein orregarding the freedom of the described devices from intellectualproperty infringement. Zilog, Inc. makes no warranty of mer-chantability or fitness for any purpose. Zilog, Inc. shall not beresponsible for any errors that may appear in this document.Zilog, Inc. makes no commitment to update or keep current theinformation contained in this document.

Z53C80 PS Mstr - ReActive Micro Controller/53C80 SCSI.pdfThe Z53C80 increases the system performance...

Documents

Transcript of Z53C80 PS Mstr - ReActive Micro Controller/53C80 SCSI.pdfThe Z53C80 increases the system performance...