William Stallings Computer Organization and Architecture Chapter 6 Input/Output.
-
Upload
owen-freeman -
Category
Documents
-
view
285 -
download
7
Transcript of William Stallings Computer Organization and Architecture Chapter 6 Input/Output.
![Page 1: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/1.jpg)
William Stallings Computer Organization and Architecture
Chapter 6Input/Output
![Page 2: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/2.jpg)
Input/Output Problems
Wide variety of peripherals Delivering different amounts of data At different speeds In different formats
All slower than CPU and RAMNeed I/O modules
Interface to CPU and Memory Interface to one or more peripherals
![Page 3: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/3.jpg)
External Devices
Human readable Screen, printer, keyboard
Machine readable Monitoring, control, harddisks
Communication Modem Network Interface Card (NIC)
![Page 4: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/4.jpg)
I/O Module Function
Control & TimingCPU CommunicationDevice CommunicationData BufferingError Detection
![Page 5: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/5.jpg)
I/O Steps
CPU checks I/O module device statusI/O module returns statusIf ready, CPU requests data transferI/O module gets data from deviceI/O module transfers data to CPU
Each interaction between CPU and an I/O module involves bus arbitration.
![Page 6: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/6.jpg)
I/O Module Diagram
Data Register
Status/Control Register
ExternalDeviceInterfaceLogic
ExternalDeviceInterfaceLogic
InputOutputLogic
DataLines
AddressLines
DataLines
Data
Status
Control
Data
Status
Control
Systems Bus Interface External Device Interface
![Page 7: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/7.jpg)
I/O Module Decisions
Hide or reveal device properties to CPUSupport multiple or single deviceControl device functions or leave for CPUAlso O/S decisions
e.g. Unix treats everything it can as a file
![Page 8: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/8.jpg)
Input Output Techniques
ProgrammedInterrupt drivenDirect Memory Access (DMA)
![Page 9: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/9.jpg)
Programmed I/O
CPU has direct control over I/O Sensing status Read/write commands Transferring data
CPU waits for I/O module to complete operation
Wastes CPU time
![Page 10: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/10.jpg)
Programmed I/O - detail
CPU requests I/O operationI/O module performs operationI/O module sets status bitsCPU checks status bits periodicallyI/O module does not inform CPU directlyI/O module does not interrupt CPUCPU may wait or come back later
![Page 11: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/11.jpg)
I/O Commands
CPU issues address Identifies module (& device if >1 per module)
CPU issues command Control - telling module what to do
e.g. spin up disk
Test - check statuse.g. power? Error?
Read/WriteModule transfers data via buffer from/to device
![Page 12: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/12.jpg)
Addressing I/O Devices
Under programmed I/O data transfer is very like memory access (CPU viewpoint)
Each device given unique identifier CPU commands contain identifier (address)
![Page 13: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/13.jpg)
I/O Mapping
Memory mapped I/O Devices and memory share an address space I/O looks just like memory read/write No special commands for I/O
Large selection of memory access commands available
Isolated I/O Separate address spaces Need I/O or memory select lines Special commands for I/O
Limited set
![Page 14: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/14.jpg)
Interrupt Driven I/O
Overcomes CPU waitingNo repeated CPU checking of deviceI/O module interrupts when ready
![Page 15: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/15.jpg)
Interrupt Driven I/OBasic Operation
CPU issues read commandI/O module gets data from peripheral
whilst CPU does other workI/O module interrupts CPUCPU requests dataI/O module transfers data
![Page 16: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/16.jpg)
CPU Viewpoint
Issue read commandDo other workCheck for interrupt at end of each
instruction cycleIf interrupted:-
Save context (registers) Process interrupt
Fetch data & store
See Operating Systems notes
![Page 17: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/17.jpg)
Design Issues
How do you identify the module issuing the interrupt?
How do you deal with multiple interrupts? i.e. an interrupt handler being interrupted
![Page 18: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/18.jpg)
Identifying Interrupting Module (1)
Different line for each module PC Limits number of devices
Software poll CPU asks each module in turn Slow
![Page 19: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/19.jpg)
Identifying Interrupting Module (2)
Daisy Chain or Hardware poll Interrupt Acknowledge sent down a chain Module responsible places vector on bus CPU uses vector to identify handler routine
Bus Master Module must claim the bus before it can raise
interrupt e.g. PCI & SCSI
![Page 20: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/20.jpg)
Multiple Interrupts
Each interrupt line has a priorityHigher priority lines can interrupt lower
priority linesIf bus mastering only current master can
interrupt
![Page 21: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/21.jpg)
Example - PC Bus
80x86 has one interrupt line8086 based systems use one 8259A
interrupt controller8259A has 8 interrupt lines
![Page 22: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/22.jpg)
Sequence of Events
8259A accepts interrupts8259A determines priority8259A signals 8086 (raises INTR line)CPU Acknowledges8259A puts correct vector on data busCPU processes interrupt
![Page 23: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/23.jpg)
PC Interrupt Layout
8086
INTR
8259A
IRQ0IRQ1IRQ2IRQ3IRQ4IRQ5IRQ6IRQ7
![Page 24: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/24.jpg)
ISA Bus Interrupt System
ISA bus chains two 8259As togetherLink is via interrupt 2Gives 15 lines
16 lines less one for link
IRQ 9 is used to re-route anything trying to use IRQ 2 Backwards compatibility
Incorporated in chip set
![Page 25: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/25.jpg)
ISA Interrupt Layout
80x86
INTR
8259A
IRQ0IRQ1IRQ2IRQ3IRQ4IRQ5IRQ6IRQ7
8259A
IRQ0 (8)IRQ1 (9)IRQ2 (10)IRQ3 (11)IRQ4 (12)IRQ5 (13)IRQ6 (14)IRQ7 (15)
(IRQ 2)
![Page 26: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/26.jpg)
Foreground Reading
http://www.pcguide.com/ref/mbsys/res/irq/func.htm
In fact look at http://www.pcguide.com/
![Page 27: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/27.jpg)
Direct Memory Access
Interrupt driven and programmed I/O require active CPU intervention Transfer rate is limited CPU is tied up
DMA is the answer
![Page 28: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/28.jpg)
DMA Function
Additional Module (hardware) on busDMA controller takes over from CPU for I/O
![Page 29: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/29.jpg)
DMA Operation
CPU tells DMA controller:- Read/Write Device address Starting address of memory block for data Amount of data to be transferred
CPU carries on with other workDMA controller deals with transferDMA controller sends interrupt when
finished
![Page 30: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/30.jpg)
DMA TransferCycle Stealing
DMA controller takes over bus for a cycleTransfer of one word of dataNot an interrupt
CPU does not switch context
CPU suspended just before it accesses bus i.e. before an operand or data fetch or a data
write
Slows down CPU but not as much as CPU doing transfer
![Page 31: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/31.jpg)
DMA Configurations (1)
Single Bus, Detached DMA controllerEach transfer uses bus twice
I/O to DMA then DMA to memory
CPU is suspended twice
CPUDMAController
I/ODevice
I/ODevice
Main Memory
![Page 32: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/32.jpg)
DMA Configurations (2)
Single Bus, Integrated DMA controllerController may support >1 deviceEach transfer uses bus once
DMA to memory
CPU is suspended once
CPUDMAController
I/ODevice
I/ODevice
Main Memory
DMAController
I/ODevice
![Page 33: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/33.jpg)
DMA Configurations (3)
Separate I/O BusBus supports all DMA enabled devicesEach transfer uses bus once
DMA to memory
CPU is suspended once
CPU DMAController
I/ODevice
I/ODevice
Main Memory
I/ODevice
I/ODevice
![Page 34: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/34.jpg)
I/O Channels
I/O devices getting more sophisticatede.g. 3D graphics cardsCPU instructs I/O controller to do transferI/O controller does entire transferImproves speed
Takes load off CPU Dedicated processor is faster
![Page 35: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/35.jpg)
Interfacing
Connecting devices togetherBit of wire?Dedicated processor/memory/buses?E.g. SCSI, FireWire
![Page 36: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/36.jpg)
Small Computer Systems Interface (SCSI)
Parallel interface8, 16, 32 bit data linesDaisy chainedDevices are independentDevices can communicate with each other
as well as host
![Page 37: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/37.jpg)
SCSI - 1
Early 1980s8 bit5MHzData rate 5MB/sSeven devices
Eight including host interface
![Page 38: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/38.jpg)
SCSI - 2
199116 and 32 bit10MHzData rate 20 or 40 MB/s
(Check out Ultra/Wide SCSI)
![Page 39: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/39.jpg)
Configuring SCSI
Bus must be terminated at each end Usually one end is host adapter Plug in terminator or switch(es)
SCSI Id must be set Jumpers or switches Unique on chain 0 (zero) for boot device Higher number is higher priority in arbitration
![Page 40: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/40.jpg)
IEEE 1394 FireWire
High performance serial busFastLow costEasy to implementAlso being used in digital cameras, VCRs
and TV
![Page 41: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/41.jpg)
FireWire Configuration
Daisy chainUp to 63 devices on single port
Really 64 of which one is the interface itself
Automatic configurationNo bus terminatorsMay be tree structureData rates from 25 to 400Mbps
![Page 42: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/42.jpg)
FireWire 3 Layer Stack
Physical Transmission medium, electrical and signaling
characteristics
Link Transmission of data in packets
Transaction Request-response protocol
![Page 43: William Stallings Computer Organization and Architecture Chapter 6 Input/Output.](https://reader033.fdocuments.us/reader033/viewer/2022061521/56649f435503460f94c63c29/html5/thumbnails/43.jpg)
Foreground Reading
Check out Universal Serial Bus (USB)Compare with other communication
standards e.g. Ethernet