Verilog Simulation & Debugging Tools - Media IC & System...
-
Upload
nguyendiep -
Category
Documents
-
view
222 -
download
5
Transcript of Verilog Simulation & Debugging Tools - Media IC & System...
![Page 1: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/1.jpg)
Verilog Simulation &
Debugging Tools
Digital Circuit Lab
TA: Po-Chen Wu
![Page 2: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/2.jpg)
Outline
• Environment Setup
• NC-Verilog
• nLint
• nWave
• Verdi
2
![Page 3: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/3.jpg)
Environment Setup
3
![Page 4: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/4.jpg)
Login to the Linux Server
• Many EDA tools are provided only for the
Linux OS.
• So we have to use software like
PuTTY/PieTTY/MobaXterm on our local
computer to login to the linux server and use
the EDA tools on it.
4
![Page 5: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/5.jpg)
NTUEE Linux Servers
• IC Design Lab (TA:邱茂菱)
http://cad.ee.ntu.edu.tw/
• Server list
5
IP NAME TYPE CPU CPU CLOCK MEMORY OS
140.112.20.59 cad16 IBM X3400 Intel Xeon 64 2.4 GHz * 16 100 G RHEL 5
140.112.20.60 cad17 IBM X3550 Intel Xeon 64 2.4 GHz * 16 20 G RHEL 5
… … … … … … …
140.112.20.85 cad42 IBM X3500 Intel Xeon 64 2 GHz * 24 32 G CentOS 5
![Page 6: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/6.jpg)
X Window System
• X Window System (X11, X, and sometimes informally X-Windows) is a windowing system for bitmap displays, common on UNIX-like (ex: Linux) operating systems.
• Microsoft Windows is not shipped with support for X, but many third-party implementations exist, as free and open source software such as Cygwin/X, and proprietary products such as Xming.
6
![Page 7: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/7.jpg)
Introduction to MobaXterm(1/2)
• MobaXterm is free software that can be
installed onto your local Windows or Mac
computer which provides a graphical user
interface and a command line shell for the
server.
• Official Website
http://mobaxterm.mobatek.net/
7
![Page 8: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/8.jpg)
Introduction to MobaXterm(2/2)
• MobaXterm provides useful features for developers:
• Multitab terminal with embedded Unix commands (ls, cd, ...).
• Embedded X11 server for easily exporting your Linux display.
• Passwords management for SSH, SFTP, etc (on demand password saving).
• …
8
![Page 9: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/9.jpg)
Session Settings
• Click the Session button and specify which
session you want. Usually this will be SSH. For
that click SSH.
9
12
![Page 10: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/10.jpg)
10
1 2
3
![Page 11: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/11.jpg)
11
2
1 (double-click)
![Page 12: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/12.jpg)
Command Line Shell
• We can also use the command line shell to
login to the server.
• ssh [email protected] [-p YYYYY]
• bXXXXX: your usesr name
• YYYYY: port number
• here -p 22 is redundant because 22 is the default port
number.
12
![Page 13: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/13.jpg)
• Uploading files fom your local PC to the server.
Upload Files (1/2)
13
12
3. Choose
which file(s)
to upload
![Page 14: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/14.jpg)
• Moving and copying files by using the drag-
and-drop.
Upload Files (2/2)
14
1
2
![Page 15: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/15.jpg)
2
1
Download Files (1/2)
• Downloading files from the server to local PC.
15
3. Select
directory
![Page 16: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/16.jpg)
Download Files (2/2)
• Moving and copying files by using the drag-
and-drop.
16
12
![Page 17: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/17.jpg)
NC-Verilog
17
![Page 18: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/18.jpg)
Introduction to NC-Verilog
• The Cadence® NC-Verilog® simulator is a
Verilog digital logic simulator.
• We can use NC-Verilog to
• Compiles the Verilog source files.
• Elaborates the design and generates a simulation
snapshot.
• Simulates the snapshot.
18
![Page 19: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/19.jpg)
Before Using NC-Verilog
• Source the environment settings of CAD tools.
• If you try entering the command "ncverilog" but
it turns out "command not found," it means
there's something wrong with the "*.cshrc" file
or the software license is out of date.
19
source ~cvsd/cvsd.cshrc
![Page 20: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/20.jpg)
Running Verilog (1/2)
• Run the Verilog simulation:
• Another choice of running Verilog simulation:
20
ncverilog testbench.v exp2.rsa.v +access+r
ncverilog -f exp2_rsa.f +access+r
In exp2_rsa.f
![Page 21: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/21.jpg)
Running Verilog (2/2)
• "+access+r" is added to enable waveform file dumping.
• *.fsdb has smaller file size than *.vcd. But $fsdbDumpfile cannot work without sourcing verdi.cshrc.
21
In testbench.v, line 69~72
or
![Page 22: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/22.jpg)
Simulation Results
• Check the simulation result to see if the
Verilog design is finished correctly.
22
![Page 23: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/23.jpg)
nLint
23
![Page 24: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/24.jpg)
Introduction to nLint
• nLint is a comprehensive HDL design rule
checker fully integrated with the Debussy
debugging system (Developed by SpringSoft).
• We can use nLint to check the coding style of
our design and if it is synthesizable.
24
![Page 25: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/25.jpg)
Before Using nLint
• Source the environment settings of CAD tools.
• To avoid the warning *WARN* Failed to check
out license. occurs when starting nLint, please
type the following command:
25
source ~cvsd/verdi.cshrc
setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'
![Page 26: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/26.jpg)
Start nLint
• Type the following command:
• The token "&" enable you to use the terminal while
nLint is running in the background.
26
nLint -gui &
Just ignore this warning.
![Page 27: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/27.jpg)
Specify the Design File
27
1
![Page 28: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/28.jpg)
28
1
2
3
4
5
![Page 29: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/29.jpg)
Start Checking
29
1
![Page 30: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/30.jpg)
30
Not all the warnings or errors are valuable.
![Page 31: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/31.jpg)
nWave
31
![Page 32: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/32.jpg)
Introduction to nWave
• nWave is one of the best waveform (*.vcd or
*.fsdb) viewer.
• We can debug easily by checking the
waveform file dumped during simulation.
32
![Page 33: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/33.jpg)
Before Using nWave
• Source the environment settings of CAD tools.
• To avoid the Verdi warning window occurs,
please type the following command:
33
source ~cvsd/verdi.cshrc
setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'
![Page 34: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/34.jpg)
Start nWave
• Type the following command:
• Also, the token "&" enable you to use the terminal
while Verdi is running in the background.
34
nWave &
Just ignore this warning.
![Page 35: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/35.jpg)
Open the FSDB File
35
1
![Page 36: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/36.jpg)
36
1
2
3
![Page 37: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/37.jpg)
Choose Signals
37
1
![Page 38: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/38.jpg)
38
Choose signals we
are interested in.
1
2
3 4
![Page 39: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/39.jpg)
Browse the Whole Waveform
39
1
![Page 40: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/40.jpg)
Browse the Specified Interval
40
press & drag
![Page 41: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/41.jpg)
41
![Page 42: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/42.jpg)
Search for Specified Signal
42
1
2 34,5,…
![Page 43: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/43.jpg)
43
cursor position
(Search by rising oe)
Jump to the cursor position (Used when we are lost)
![Page 44: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/44.jpg)
Change Sign Representation
44
1
23
![Page 45: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/45.jpg)
Change Radix Representation
45
2
1
3
4
![Page 46: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/46.jpg)
46
![Page 47: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/47.jpg)
Change Signal Position
47
1
2
Press middle mouse button,
drag and then drop.
![Page 48: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/48.jpg)
48
![Page 49: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/49.jpg)
Signal Aliasing
49
1
2
3
4
![Page 50: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/50.jpg)
50
1
2
3
Note that signal aliasing is a strict one-to-
one correspondence so the value
represented in the viewer must exactly
represent what format your filter expects.
(e.g., binary, hexadecimal)
4
5
6
![Page 51: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/51.jpg)
51
![Page 52: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/52.jpg)
Reload the Waveform
• Remember to reload the waveform whenever
finishing another Verilog simulation.
52
1
![Page 53: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/53.jpg)
Verdi
53
![Page 54: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/54.jpg)
Introduction to Verdi
• The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
1. Comprehend complex and unfamiliar design behavior.
2. Automate difficult and tedious debug processes.
3. Unify diverse and complicated design environments.
54
![Page 55: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/55.jpg)
Basic Function (1/2)
• nTrace
• A source code viewer and analyzer that operates on
the knowledge database (KDB) to display the
design hierarchy and source code (Verilog, VHDL,
SysmVerilog, SystemC, PSL, OVA, mixed) for
selected design blocks.
• The main window of Verdi.
55
![Page 56: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/56.jpg)
Basic Function (2/2)
• nWave
• A state-of-the-art graphical waveform viewer and
analyzer that is fully integrated with Verdi's source
code, schematic, and flow views.
• nSchema
• A schematic viewer and analyzer that generates
interactive debug-specific logic diagrams showing
the structure of selected portions of a design.
56These two tools can be opened through nTrace.
![Page 57: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/57.jpg)
Before Using Verdi
• Source the environment settings of CAD tools.
• To avoid the Verdi warning window occurs,
please type the following command:
57
source ~cvsd/verdi.cshrc
setenv LM_LICENSE_FILE '26585@lsntu:26585@lsncku'
![Page 58: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/58.jpg)
Start Verdi
• Type the following command:
• Also, the token "&" enable you to use the terminal
while Verdi is running in the background.
58
verdi &
Just ignore this warning.
![Page 59: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/59.jpg)
nTrace
59
1
![Page 60: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/60.jpg)
60
1
2
3
4
5
![Page 61: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/61.jpg)
61
Hierarchical
Browser
Netlist Code
Window
Message
Window
1 (double-click)
![Page 62: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/62.jpg)
62
1
double-click1
![Page 63: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/63.jpg)
63
1
double-click1
![Page 64: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/64.jpg)
64
1
![Page 65: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/65.jpg)
65
1
![Page 66: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/66.jpg)
66
2
1
![Page 67: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/67.jpg)
67
![Page 68: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/68.jpg)
68
2
1
![Page 69: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/69.jpg)
69
![Page 70: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/70.jpg)
nSchema
70
1
![Page 71: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/71.jpg)
71
1 (double-click)
Push View In
![Page 72: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/72.jpg)
72
1
![Page 73: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/73.jpg)
73
![Page 74: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/74.jpg)
74
2
1 (right-click)
![Page 75: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/75.jpg)
75
2
1 (right-click)
![Page 76: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/76.jpg)
76
![Page 77: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/77.jpg)
nWave
77
1
![Page 78: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/78.jpg)
78
1
1
2
3
![Page 79: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/79.jpg)
79
1
Press middle mouse button,
drag and then drop.
![Page 80: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/80.jpg)
80
![Page 81: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/81.jpg)
81
1
Ctrl + C
![Page 82: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/82.jpg)
82
1 (right-click)
2
![Page 83: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/83.jpg)
83
![Page 84: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/84.jpg)
84
2
1
![Page 85: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/85.jpg)
85
1
![Page 86: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/86.jpg)
86
1
![Page 87: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/87.jpg)
87
![Page 88: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/88.jpg)
88
![Page 89: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/89.jpg)
The End.
Any question?
![Page 90: Verilog Simulation & Debugging Tools - Media IC & System Labmedia.ee.ntu.edu.tw/personal/pcwu/dclab/dclab_02.pdf · •IC Design Lab (TA: ... •Elaborates the design and generates](https://reader033.fdocuments.us/reader033/viewer/2022051508/5a7e634a7f8b9a563b8e8149/html5/thumbnails/90.jpg)
Reference
1. "MobaXterm User Manual“ by The Centre for
eResearch, University of Auckand.
2. "Cadence NC-Verilog Simulator Tutorial“ by
Cadence
3. "Quick Start: an nLint Tutorial" by NOVAS
4. "Introduction to Verdi" by Abel Hu
5. "Verdi3 datasheet" by Synopsys
90