[email protected] Test Based on Current Monitoring: I DDq Testing.

23
[email protected] 1 Test Based on Current Monitoring: I DDq Testing

Transcript of [email protected] Test Based on Current Monitoring: I DDq Testing.

Page 1: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 1

Test Based on Current Monitoring:

IDDq Testing

Page 2: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 2

Up to now, fault-tolerance has been based on the observation of system logic states.

The next slides describe a new paradigm: decide if the system is correct or faulty by observing the current (IDDq) consumption.

This approach is also based on HW redundancy, since extra logic is placed

on-board or on-chip in the form of dedicated chips or IP-cores, respectively.

Page 3: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 3

Em 1963 Frank Wanlass (Fairchild Semiconductor) publicou o conceito de circuito CMOS. Ocorreu-lhe que um circuito CMOS usa muito pouca potência quando em standby, na verdade a única corrente que fluiria seria a corrente de leakage.

What is IDDq?

Page 4: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 4

Reference Paper:

Mark W. Levi in his ITC’1981 paper (“CMOS is most Testable”, Proceedings of ITC’81, pp. 217-220).

What is IDDq?

Page 5: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 5

What is IDDq?

Faulty Behavior

Page 6: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 6

What is IDDq?

Faulty Behavior

Page 7: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 7

What is IDDq?

Mede a corrente de entrada em condição de steady state.

Nenhum caminho direto entre VDD e Gnd.

Sem defeito -> alta impedância entre VDD e Gnd no estado quiescente!

Se o IC puxa corrente -> defeito!

Page 8: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 8

Determinar o threshold

Muito alto (qual o problema?)

Muito baixo (qual o problema?)

Dificulties involved with IDDq Monitoring

Page 9: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 9

Dificulties involved with IDDq Monitoring

Page 10: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 10

Devemos jogar todos os CIs com IDDq anormal no lixo, mesmo que passem em outros tipos testes?

Dificulties involved with IDDq Monitoring

Sim !

Page 11: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 11

Types of Defects Detected by IDDq Monitoring

Page 12: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 12

O teste de IDDQ é mais difícil para 130-nm ou processos menores, porque o ruído no circuito dificulta a distinção entre o dispositivo bom e o com falha.

IDDq and Technology Scaling

Page 13: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 13

Goal: IDDQ fault coverage of 95% or greater

IDDq Fault Coverage

Page 14: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 14

Módulos Monitores On-Board

Chips monitores que são colocados na placa

Techniques for Measurements (1)

Page 15: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 15

Módulos Monitores On-Board

Chips monitores que são colocados na placa

Techniques for Measurements (1)

Page 16: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 16

On-Board Test Controller (or Automatic Test Equipment )

Synchronization

Módulos Monitores On-Board

Chips monitores que são colocados na placa

Techniques for Measurements (1)

Page 17: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 17

Módulos Monitores On-Chip

Núcleos IP monitores que são colocados on-chip

Techniques for Measurements (2)

ICCD 1988

Page 18: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 18

Techniques for Measurements (2)

Módulos Monitores On-Chip

Núcleos IP monitores que são colocados on-chip

Page 19: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 19

Techniques for Measurements (2)

Módulos Monitores On-Chip

Núcleos IP monitores que são colocados on-chip

Page 20: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 20

Techniques for Measurements (2)

Módulos Monitores On-Chip

Núcleos IP monitores que são colocados on-chip

Page 21: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 21

Techniques for Measurements (3)

Page 22: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 22

1K x 1bit SEU-Tolerant SRAM Chip with Core Size: 3.5 X 4.6mm2

Techniques for Measurements (3)

Page 23: Vargas@computer.org1 Test Based on Current Monitoring: I DDq Testing.

[email protected] 23

Thank you for your attention