USER GUIDE FOR iP1827 EVALUATION BOARD FOR VTT CORE · IRDCiP1827-CPU_VTT 1/11/2011 3 Fig. 1:...
Transcript of USER GUIDE FOR iP1827 EVALUATION BOARD FOR VTT CORE · IRDCiP1827-CPU_VTT 1/11/2011 3 Fig. 1:...
IRDCiP1827-CPU_VTT
1/11/20111
USER GUIDE FOR iP1827 EVALUATION BOARD FOR VTT CORE
DESCRIPTION
The iP1827 is a synchronous buck converter, providing a compact, high performance and flexible solution in a small 7.7mm X 7.7 mm LGA package.
Key features offered by the iP1827 include programmable soft-start ramp, precision
0.6V reference voltage, Power Good, thermal protection, programmable switching frequency, Enable input, input under-voltage lockout for proper start-up, and pre-bias start-up.
An output over-current protection function is implemented by sensing the voltage developed across the on-resistance of the synchronous rectifier MOSFET for optimum cost and performance.
This user guide contains the schematic and bill of materials for the iP1827 evaluation board. The guide describes operation and use of the evaluation board itself. Detailed application information for iP1827 is available in the iP1827 data sheet.
BOARD FEATURES
• Vin = +12.0V (+ 13.2V Max)
• Vcc=+3.3V (3.46V Max)
• Vout = +1.05V @ 0- 20A
• Fs =600kHz
• L= 0.215uH
• Cin = 3x22uF (ceramic 1206) + 1X330uF (electrolytic)
• Cout =20x22uF (ceramic 0805)+4x470uF SP Capacitor
SupIRBuckTM
IRDCiP1827-CPU_VTT
1/11/20112
A well regulated +12V input supply should be connected to VIN+ and VIN-. A maximum 20A load should be connected to VOUT+ and VOUT-. The inputs and outputs of the board are listed in Table I.
iP1827 has two input supplies, one for biasing (Vcc) and the other as input voltage (Vin). Separate supplies should be applied to these inputs. Vcc input should be a well regulated 3.13V-3.46V supply and it would be connected to Vcc+ and Vcc-.
External Enable signal can be applied to the board via exposed Enable pad and R18 should be removed for this purpose, For proper operation of iP1827, the voltage at Enable should always be kept below Vcc.
CONNECTIONS and OPERATING INSTRUCTIONS
LAYOUTThe PCB is a 6-layer board. All layers are 2 Oz. copper. The iP1827 and most of the passive components are mounted on the top side of the board.
Power supply decoupling capacitors and feedback components are located close to iP1827. The feedback resistors are connected to the output of the remote sense amplifier of the iP1827 and are located close to the iP1827. To improve efficiency, the circuit board is designed to minimize the length
of the on-board power ground current path. Separate power ground and analog ground are used and may be connected together using a 0 ohm resistor at one of two possible locations
Table I. Connections
Connection Signal Name
VIN+ Vin (+12V)
VIN- Ground of Vin
Vcc+ Vcc input (+3.3V)
Vcc- Ground for Vcc input
VOUT- Ground of Vout
VOUT+ Vout (+1.05V)
Enable Enable
P_Good Power Good Signal
The demo board has a built in transient load set up. It can be used to test 14A step load response. 5V square pulses at 1KHz can be applied at Ext.Load Ctrl point. Since the built in resistive load can not take 14A step load current continuously, do not apply gate pulses continuously, limit to 5-10 pulses maximum.
IRDCiP1827-CPU_VTT
1/11/20113
Fig
. 1:
Sch
emat
ic o
f th
e iP
1827
eva
luat
ion
bo
ard
Sin
gle
po
int
of
con
nec
tio
n b
etw
een
Po
wer
Gro
un
d
and
Sig
nal
( “
anal
og
”)
Gro
un
d
C21
22uF
C22
22uF
C14
0.1u
F
R17
10K
Vcc-
1
C39
N/S
C10
47nF
Bia
s-
L1
215nH
R100
0
Bia
s-
C50
N/S
R10
N/S
C54
N/S
Bia
s-
Bia
s-
C40
22u
F
C41
22uF
C42
22uF
C43
22uF
C26
3.9
nF
PV
cc
C13
10uF
R19
7.5
KC
25
0.1
uF
SS 1
C44
22uF
C45
22uF
C5
22uF
R9
36.5
K
R1
10K
C3
22uF
R16 N
/S
R3
N/S
R4
130
R2
4.0
2K
C4
22uF C15
22uF
R6 20
C16
22uF
R8
0
C17
22uF
R12
20K
R21
N/S
+C
35
470uF
C18
22u
F
C19
22u
F
U1
iP18
27
EN14
LG
nd
6
Rt
9
SW
2
VCC10
CO
MP
16
OC
set
11
PG
nd
3
SS
5
FB
17
PVCC4
PGD13
Vin
1
BiasGnd12
VOSM7
Vos
p8
Vos
o15
C20
22uF
C31
N/S
C55
N/S
C32
N/S
C23
N/S
VC
CL+
C59
22uF
C56
22uF
Ceramic cap 16V 3X22uF 1206
18x22uF/805/6.3V + 4 X470uF/2V/6 mohm SP cap
25V 330uF
R99
N/S
+C
36
470uF
C52
N/S
VC
CL+
1
R13
0 o
hm
+C
34
470u
F
A
1
+C
51
470
uF
R18
49.9
K+
C1
330u
F
Vosp
C27
22uF
R14
453
Vcc+
C8
3900pF
C7
0.1
uF
Vcc
+
C53
N/S
C6
22uF
R15
604
Agnd
1
C28
22uF
Vout
R11 261
C29
22uF
C30
22uF
Bia
s-
PG
ood
1
C11
150
pF
C24
22uF
B
1
R20
N/S
Enabl
e
1
Vcc+
1
Bia
s-
C37
4.7
uF
Vin
+
1
Vin
-1
Vout+
1
VC
CL-
1
IRDCiP1827-CPU_VTT
1/11/20114
Bill of Materials
Item Qty Part Reference Value Description Manufacturer Part Number
1 3 C3 C4 C5 22uF 22uF,1206,16V, X5R, 20% TDK C3216X5R1C226M
2 1 C1 330uFSMD Elecrolytic, Fsize, 25V, 20% Panasonic EEV-FK1E331P
3 3 C7 C14 C25 0.1uF 0603, 25V, X7R, 10% Murata GRM188R71E104KA01B
4 1 C8 C26 3900pF 0603,50V,X7R,10% Murata GRM188R71H392KA01B
5 1 C10 47nF 0603,25V,X7R,10% Murata GRM188R71E473KA01J
6 1 C11 150pF 50V, 0603, NP0, 5% Murata GRM1885C1H151JA01D
7 1 C13 10uF 0603, X5R, 6.3V TDK C1608X5R0J106M
8 18
C15 C16 C17 C18 C19 C20 C21 C22 C27 C28 C29 C30 C40 C41 C42 C43 C44 C45
22uF 0805, 6.3V, X5R, 20% Panasonic ECJ-2FB0J226M
9 1 C37 4.7uF 0805, 10V, X5R TDK C2012X5R1A475K
10 4 C34 C35 C36 C51 470UFSP CAPACITOR 470UF,6mOhm Panasonic EEFSX0D471XE
11 1 L1 0.215uH 0.215uH, DCR=0.29mohm Cyntec PCDC1008-R215EMO
12 1 R1 10k 0603,1/10W,1% Rohm MCR03EZPFX1002
13 1 R2 4.02k 0603,1/10W,1% Rohm MCR03EZPFX4021
14 1 R4 130 0603,1/10W,1% Vishay/Dale CRCW0603 130FKEA
15 1 R6 20 20,0603,1/10 W,1% Vishay/Dale CRCW060320R0FKEA
16 1 R9 36.5k 0603,1/10W,1% Rohm MCR03EZPFX3652
17 3 R8 R100 R13 0 0,0603,1/10 W,5% Vishay/Dale CRCW06030000Z0EA
18 1 R12 20k 0603,1/10 W,1% Rohm MCR03EZPFX2002
19 1 R14 453 0603,1/10 W,1% Rohm MCR03EZPFX4530
20 1 R15 604 0603,1/10 W,1% Rohm MCR03EZPFX6040
21 1 R11 261 0603,1/10 W,1% Rohm MCR03EZPFX2610
22 1 R18 49.9k 49.9K,0603,1/10 W,1% Rohm MCR03EZPFX4992
23 1 R19 7.5k 7.5K,0603,1/10W,1% Rohm MCR03EZPFX7501
24 1 R17 10k 0603,1/10 W,1% Rohm MCR03EZPFX1002
25 1 U1 iP1827 iP1827 7.7mmX7.7mmInternational Rectifier iP1827PbF
IRDCiP1827-CPU_VTT
1/11/20115
Schematic for Transient Load set up
BOM for Transient Load set up
Vout
S3 should be in position 2-3 to enable transient load
R3810m
C5722uF
C5822uF
C46N/S
R22
0.22
R23
0.22
R24
0.22
R25
0.22
R31
1.5K
ExtLoadCtrl
1
M1IRF6721
U5
MIC4452/SO8
VS1
IN2
GND4
GND5OUT16OUT27VS8
N/A3
PVcc
R36N/S
R3710K
S3SW
213
C470.1uF
Vout
C494.7uF
PVcc
R3910K C48
N/S I-Monitor1
C60N/S
C61N/S
C62N/S
Item Qty Part Reference Value Description Manufacturer Part Number
1 1 C46 4.7uF 0805, 10V, X5R TDK C2012X5R1A475K
2 1 C47 0.1uF 0603, 25V, X7R, 10% Murata GRM188R71E104KA01B
3 2 C57 C58 22uF 0805, 6.3V, X5R, 20% Panasonic ECJ-2FB0J226M
4 2 R22 R23 R24 R25 0.22Ohm 0805,1/4W,1% Vishay RCWE0805R220FKEA
6 1 R31 1.5k 0603,1/10W,1% Rohm MCR03EZPFX1501
7 2 R37 R39 10k 0603,1/10 W,1% Rohm MCR03EZPFX1002
8 1 R38 0.01Ohm 1206,1/2W,1% Panasonic ERJ8BWFR010V
9 1 M1 IRF6721 Direct Fet 30V SQ International Rectifier IRF6721STRPbF11 1 U5 MIC4452 Mosfet driver Non-inverting SO-8 Micrel MIC4452YM
IRDCiP1827-CPU_VTT
1/11/20116
TYPICAL OPERATING WAVEFORMSVin=12.0V, Vcc=3.3V, Vo=1.05V, Io=0A-20A, Room Temperature, no airflow
Fig. 5: Output Voltage Ripple, 20A load Ch2 : Vout ,
Fig. 6: Inductor node at 20A loadCh3 :LX
Fig. 7: Short (Hiccup) RecoveryCh2 :Vout , Ch3 :Vss
Fig. 4: Start up with Pre Bias , 0A Load, Ch2 :Vo , Ch3 :VSS
Fig. 3: Start up at 20A Load, Ch1 :Vin , Ch2 :Vo , Ch3 :Vss , Ch4 :VPGood
Fig. 2: Start up at 20A LoadCh1 :Vin , Ch2 :Vo , Ch3 :Vss , Ch4 :Enable
IRDCiP1827-CPU_VTT
1/11/20117
TYPICAL OPERATING WAVEFORMSVin=12.0V, Vcc=3.3V, Vo=1.05V, Io=10A-20A, Room Temperature, No airflow
Fig. 8: Transient Response, 6A to 20A Ch2 :Vout , Ch4 :Iout (7A/Div) (Only step load current of 14A is shown)
IRDCiP1827-CPU_VTT
1/11/20118
TYPICAL OPERATING WAVEFORMSVin=12.0V, Vcc=3.3V, Vo=1.05V, Io=0A-20A, Room Temperature
Fig. 9: Bode Plot at 20A load shows a bandwidth of 100.4KHz and phase margin of 56.5°
IRDCiP1827-CPU_VTT
1/11/20119
Fig.11: Power loss versus load current
Fig.10: Efficiency versus load current
TYPICAL OPERATING WAVEFORMSVin=12.0V, Vcc=3.3V, Vo=1.05V, Io=0A-20A, Room Temperature, No airflow
Efficiency
80
82
84
86
88
90
92
2 4 6 8 10 12 14 16 18 20
Iout(A)
Eff
icie
ncy
(%)
Power Dissipation
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
2 4 6 8 10 12 14 16 18 20
Iout(A)
PD
issi
pat
ion
(W
)
IRDCiP1827-CPU_VTT
1/11/201110
THERMAL IMAGESVin=12.0V, Vcc=3.3V, Vo=1.05V, Io=0A-20A, Room Temperature, No airflow
Fig. 12: Thermal image of the board at 20A loadTest point 1 is iP1827Test point 2 is inductor
IRDCiP1827-CPU_VTT
1/11/201111
Fig. 13. Mechanical Outline Drawing
0.12 [.005] C
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. CONTROLLING DIMENSION: MILLIMETERS
1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
NOTES:
SIDE VIEW
C
PACKAGE BODY.
LAND PAD OPENINGS.
4 LAND PAD OPENINGS.
5 PRIMARY DATUM C (SEATING PLANE) IS DEFINED BY THE
6 BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE
5
0.15 [.006] C
2X 6 B A
0.15 [.006] C
2X 6
7. NOT TO SCALE.
1.66 [.065]
14X 0.508 X 0.508
4
CORNER ID
7.650 [0.301]
7.650 [0.301]
BOTTOM VIEW
TOP VIEW
1.352.41
3.627.32
0.36
1.43
2.493.56
4.63
5.696.76
0.28
1.212.05
3.86
4.71
7.27
IRDCiP1827-CPU_VTT
1/11/201112
Fig. 14. PCB Metal and Components Placement
IRDCiP1827-CPU_VTT
1/11/201113
Fig. 15. Stencil Design
IRDCiP1827-CPU_VTT
1/11/201114
Fig. 16. Solder Resist
IRDCiP1827-CPU_VTT
Fig. 17. Tape and Reel Information
IRDCiP1827-CPU_VTT
Fig. 18. Part Marking
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903This product has been designed and qualified for the Consumer market
Visit us at www.irf.com for sales contact informationData and specifications subject to change without notice. 12/01