1

UNIVERSAL FPA/CCD CAMERA SYSTEM

CATALOG

January, 2000

TALKTRONICS, INC.Lake Forest, California, USA (949) 768-4220

2

IDS-2100 Imaging System

IDS2100 Universal FPA/CCD Camera System

The IDS2100 FPA/CCD Camera System consists of a desktop or rack-mount electronics systemwhich contains the timing generator, bias voltage regulators, analog signal processors and powersupply for controlling an FPA or CCD. The electronics controller connects to an external “camerahead” which contains the FPA or CCD. The camera head includes an externally mounted electronicspackage containing video preamps, bias generators, clock drivers and “personality adapter” intercon-nects suitable for a particular sensor. The sensor is socketed internally using a “socket adapter”dedicated to the particular sensor package and pinouts. Device cooling is provided by the pour-fill LN2dewar, or can be provided by other types of cooling (Stirling cycle or CryoTiger closed-cycle coolers).

The Universal FPA/CCD Camera System is intended to serve engineers and scientists for high-reso-lution, low-noise FPA/CCD applications, for unique camera system development, and for evaluatingand characterizing sensors. The system serves equally well as a development tool or as a standaloneFPA/CCD camera system.

Talktronics designs and manufactures high-resolution electronic imaging systems based on the IDS2100for scientific applications in infrared and visible regions, employing CCD and FPA sensor technology.IDS2100 IRFPA and CCD imaging platforms serve well for linear or area array applications in As-tronomy, Microbiology, Physics and Chemistry. Infrared focal plane array (IRFPA) systems and soft-ware provide imaging and spectrometer capabilities in medium (MWIR 0.5-5.0 microns) and longwave(LWIR 2-15 microns) regions.

3

IDS2100 IMAGING SYSTEM PERFORMANCE

GENERALImage Size, pixels:Horizontal (including extended pixels) 16,384 maxVertical 4096 max

ADC Resolution 12 to 16 bits

System Gain <20 to 1000 V/VSensitivity 3 mV

Digitizing Rate (per channel) 400 kHz typ.3 MHz max.

Readout Noise(typical with 16 bit, 500 kHz ADC, system noise only) < 3 DN at 50 kHz

< 5 DN at 400 kHz

Minimum SNR 12 bits 65 dB at 50 kHz typ.(100 mV input, resulting 14 bits 74 dB at 50 kHz typ.in 1/2 scale output) 16 bits 86 dB at 50 kHz typ.

POWER REQUIREMENTS

AC Power Input 120 VAC ±10% 50/60 HzPower consumption 100 VA max.DC Power Output +5V @ 3A

+15V @ 1.7A-15V @ 1.7A

+24V @ 1AAUX +5V @ 3A

ENVIRONMENTOperating Temperature Range +5oC to +45oCHumidity 95% max., non-condensing

IDS2100 SYSTEM

Model # Description

IDS2100 FPA/CCD 2-Channel Imaging SystemConsists of the IDS2100 Controller/Power Supply, requires selection of two ADC boards.

CAB-CCH-2100 Cable SetCable set for connection of 2-Channel IDS2100 Controller to the CCH-03 Camera Head.

DTS 4.0 Imaging Spectrometer SoftwareSoftware package for Dual-Track Spectrometer and FTIR applications. Provides a complete environ-ment for collecting image or spectral track data, saving in industry-standard image or ASCII textformats. Provides various automated data collection experiment setups, including control of externalpositioner for moving optics.

PCX65 Pixel Correction BoardBoard provides per-pixel gain and offset correction. Corrects two video channels per board. Suitablefor devices up to 320x300 format. Provides 12-bit digital control of gain and 12-bit offset for each pixelof image, in real-time.

4

IRFPA Imaging Spectrometer Systems

IR imaging and spectrometer functions may be combined into one instrument using the IDS2100system with Talktronics’ DTS software. The IDS2100 IRFPA systems with 2 MHz pixel sampling and16 bit ADC resolution have been applied to spectrometer applications which require synchronizationwith external laser systems at rates up to 100 Hz (sub-frame mode) or 30 Hz (full-frame mode).Higher or lower pixel sample rates may be achieved by appropriately configuring the system. Lowintegration times are possible (<6 usec.) to keep dark current to a minimum, allowing capture of shortIR pulses (100 femtoseconds to 1 picosecond).

Current IDS2100 configurations have been assembled with Raytheon (SBRC/Amber), Lockheed (SantaBarbara Focalplane) and Rockwell InSb and HgCdTe (MCT) IRFPA’s. The IDS2100 system is easilyadapted for use with any “snapshot” integration-mode devices, large and small arrays, and other typesof readouts. IDS2100 IRFPA systems are suitable for photometry, single- and dual-track spectros-copy, FTIR and general imaging applications.

A typical IRFPA system consists of the following:

1. IDS-2100 Camera System Controller/Power Supply2. 2 each ADC5516 1 MHz, 16-bit ADC, dual-channel, 2MHz total throughput3. PCI-DIG16 16-bit Digital Frame Grabber4. CAB-CCH FPA Camera Head Cable Set5. JE-PCDC cable, PC to camera system cable6. IDS-2100 Imaging Spectrometer Software

The IRFPA Camera Head includes:

1. 256x256 InSb or MCT snapshot IRFPA (various manufacturers)2. CCH-03 Pour-Fill LN2 Camera Head Cryostat3. CaF or ZnSe IR Window4. CCHBE-04 FPA/CCD Cryostat Head Board Module5. CCHPA-XXX-04 FPA Personality Adapter6. CCH-LN500 Automatic LN2 Transfer Controller7. CCH-04-TL500 LN2 Transfer Line Kit

Computer System:

1. Talktronics WS-12825-450MHz Pentium PC/Workstation (128MB PC100 RAM, 48X CD-ROM, on-board audio, 2.8GB IDE, 16MB AGP video)2. Windows98 Software3. Keytronics 104 PS2 keyboard4. Logitech 3-button PS2 Mouse

Talktronics, Inc. 27341 Eastridge Drive Lake Forest California 92630 USA(949) 768-4220 http://www.talktronics.com (949) 768-1507 FAX(800) 421-7668 email: sales@talktronics.com

5

IDS2100 Imaging System

The IDS2100 Imaging System contains the device timing generator, analog signal processorsfor the video channels, analog-digital converters (ADC), system timing and digital camerainterface. The IDS2100 provides bias voltages and drives the remote device clock drivers inthe Camera Head Electronics module.

The system is very general-purpose in design, so that choices may be made for the resolutionand conversion rate of the ADC's, and in the timing of device signals with relation to the sys-tem and frame grabber. The IDS2100 contains a microprocessor which controls the devicetiming generator, and provides an RS232C serial interface for communication with the hostPC. The PC may interrogate the IDS2100 through the serial port, set system parameters (i.e.device integration time), and trigger the integration (exposure) event.

The IDS2100 system was designed to perform well in high-resolution imaging applicationswith pixel sample rates from less than 50 kHz to several MHz. The IDS2100 can provide up tofour parallel analog video processors and ADC's, multiplexing the resulting digital pixel pipe-line into a single 16-bit digital camera interface. ADC's may be selected from a range ofperformance capabilities, from 12 bits through 16 bits, with conversion rates from

Sync outputs foroscillocope. Framesync and row syncavailable.

Power control fordewar-purge tankheater and/or closed-loop thermal control.

LED Status Indicatorsdisplay controller activity,external sync and controlsignals.

Front Panel touchswitches for entry ofcontroller parameters,Help screens, manualtriggering.

Graphic LCDdisplays controllerinformation, providesmenu-driven userinterface.

6

500 kHz through several MHz. The IDS2100 system may be configured with from one to four analogvideo processors, which provide global manual control of pixel gain and offset. Each analog processorcan provide up to a 3 MHz video path. By paralleling these processors (up to four), the overall pixelthroughput can be multiplied (i.e., two 16-bit, 1 MHz ADC’s achieve 2 MHz throughput). Each analogvideo processor has two multiplexed inputs, so for some applications a single processor can handletwo video channels from the sensor. The system can therefore support devices with up to eightoutputs.

ADC BOARD SPECIFICATIONS

Model ADC Manuf. Input Range fS Resolution

20012 ADS118 Datel -1 to +1 V 5 MHz 12 bits10014 ADS942 Datel -5 to +5 V 2 MHz 14 bits2516 ADS930 Datel -5 to +5 V 500 kHz 16 bits5516 ADC4320 Analogic -5 to +5 V 1 MHz 16 bits10016 ADC4322 Analogic -5 to +5 V 2 MHz 16 bits24014 ADS944 Datel -1.25 to +1.25 V 5 MHz 14 bits

Model SNR min INL DNL

20012 65 dB ± 1.5 LSB ± 3/4 LSB10014 76 dB ± 1 LSB ± 3/4 LSB2516 81 dB ± 1.5 LSB ± 1.5 LSB5516 79 dB ± 1.5 LSB ± 3/4 LSB10016 75 dB ± 1.5 LSB ± 3/4 LSB24014 73 dB ± 1 LSB ± 1 LSB

NOTE: INL = Integral Non-Linearity, typical for full temperature range, unless otherwise noted.DNL = Differential Non-Linearity, typical for full temperature range, unless otherwise noted.SNR = Signal-to-Noise Ratio, minimum at max sample rate, 0 - 70oC, unless otherwise noted.

7

CCH-03 Dewar and CCHBE-04 Headboard Electronics Module

Medium-wave (0.5 - 5 microns) and long-wave (2 - 15 microns) IR ranges can be coveredusing InSb and MCT focal plane arrays with the IDS2100 System. The camera head shownabove is the CCH-03, which consists of a pour-fill LN2 dewar containing the IR sensor, and theexternally mounted electronics module. The dewar is generic in design, allowing many types ofsensor packages to be installed. The CCH-03 dewar is configured for a particular sensorpackage (i.e., 68 or 100 pin LCC).

The CCHBE-04 camera head electronics module is mounted on the side of the dewar, provid-ing up to four video channels, up to 24 bipolar clock drivers, and utilizing as many as 20 sepa-rate bias voltages. The Camera Head may be mounted remotely from the IDS2100 controller(8 feet/2.5 meters for standard cable set). (Note: a remote driver/receiver adapter is availablefor locating the camera head 100 feet or more from the ID2100, suitable for low pixel rateslow-scan applications.)

CCH-03 LN2 DEWAR

Model # Description

CCH-03 Pour-Fill LN2 Camera Head CryostatPour-fill dewar provides for up to four video outputs via BNC-TRIAX, and50-pin connector for signal I/O. Internal provision for a 25mm diameter"cold filter", internal radiation shield, replaceable 49-50mm window, 68-100 pin LCC socket adapter included.

CCHBE-04 Camera Head Electronics ModuleElectronics module provides up to four video preamps, 8 clock drivers.

CCHPA-2550-04 IRFPA Personality Adapter for Rockwell TCM2550Interconnect adapter installed in the CCHBE module provides specificsignal interconnects for device.

8

CCH-03 LN2 DEWAR – CONT’D.

Model # Description

CCHPA-125-04 IRFPA Personality Adapter for Santa Barbara Focalplane SBF125

CCHPA-117-04 IRFPA Personality Adapter for Raytheon SBRC117

CCH-WIN-CAF CaF2 window

CCH-WIN-ZNSE ZnSe window

CCD AND FPA SOCKET ADAPTERS

Socket Adapters are used to connect a given CCD or FPA to the Camera Head electronics. Thecamera head can be configured to install a number of sensors, given the appropriate configuration ofthe IDS2100 timing generator and support software.

Following are devices currently supported in IDS2100 and CCD-1/CCD-2 systems:

CCD

TI TC223 1024x1024 CCD

JPL Cassini 1024x1024 CCD

Loral CCD422 1024x1024 CCD

Site (formerly Tektronix) TK512 512x512 CCD (fronside-illuminated)

Site TK512 512x512 CCD (backside-illuminated)

Site TK1024A 1024x1024 CCD

EEV CCD-17 512x512 CCD (image/store)

EEV CCD-42-10 2Kx512 CCD

FPA

Thomson THX7422A SWIR InGaAs 2x150 hybrid array

SBRC CRC585 256x256 InSb IRFPA

SBRC CRC585 256x256 HgCdTe IRFPA

SBRC117 256x256 MCT IRFPA

Raytheon AE173 256x256 InSb IRFPA

Raytheon AE173 256x256 HgCdTe IRFPA

Raytheon AE194 256x256 InSb IRFPA

Rockwell TCM2550 256x256 HgCdTe IRFPA

Rockwell TCM2001 256x256 HgCdTe IRFPA

9

CCD-1 and CCD-2 Universal FPA/CCD Camera Systems

Predecessor to the IDS2100 system, the CCD-1/CCD-2 FPA/CCD Camera Electronics System con-sists of a desktop or rack-mount enclosure containing a set of seven boards in a card cage, a shieldedSignal Chain Board, a low-noise power supply, manual controls and a remote camera Head Board.The system can be expanded in all areas, with extra slots in the card cage, extra pins and devices oneach board, and plenty of extra room in the enclosure. The Universal FPA/CCD Camera System isintended to serve as a development system for engineers and scientists interested in evaluating sen-sors or developing FPA/CCD applications. The system also serves as a standalone FPA/CCD cam-eras system for dedicated installations.

The system can be configured for X/Y pixel count, special phasing, virtual or multi-phase and overallcycle timing. An ADC board must be chosen that is appropriate for your application, and ultimatelydetermines the pixel rate. The Basic System is useful for applications up to a few hundred kHz. A HighSpeed Option is offered for applications up to several MHz.

CCD-1/CCD-2 Universal CCD Camera System Controller

The CCD Head Board is circular (117 mm diameter), with the center of the board vacant of all compo-nents and circuitry so that the socket for the CCD can be installed with “plumbing” for cooling asrequired. Basic and High Speed versions are available for the CCD Head Board and Signal ChainBoard. The High Speed versions provide push-pull drivers on all Head Board clock signals, and widebandwidth video channels.

10

The FPA/CCD Head Board allows for systems requiring more clock drivers and up to four video chan-nels. It mounts on the back of the LN2 dewar, rather than inside the camera head.

The low noise analog video processor (Signal Chain Board) employs correlated double sampling (CDS).The digital timing controller generates all clock signals for the FPA/CCD, and controls the Analog-Digital Converter and computer interface. The end result is digitized pixel information sent back to acomputer (PC or other). Typically, a PC application uses a “frame grabber” board to capture the FPA/CCD image for further processing.

The host computer provides a command word (up to 16 bits) to control the FPA/CCD Camera System(i.e., integrate/read cycle, erase). The command word is communicated via a medium-speed opti-cally-isolated serial interface. Spare bits in the command word are available for user-defined purposes(i.e., shutter control or other interface functions). Pixel data is returned to the host computer via eitherthe same serial interface, or via the optically-isolated RS422 parallel interface.

CCD-1-HS Camera System – Thomson Semiconductor THX7422A SWIR FPA

11

The “Universal Electronics” provides the means for the boards to be easily configured (via jumperwires and component choice) to run virtually any linear or area FPA/CCD, with various data acquisitioncycles, non-standard clock phasing or interface requirements. Each board has a number of “spare”TTL devices for user modifications. Extra slots are available in the card cage, and each board has anumber of spare pins on the backplane.

The “Universal FPA/CCD Camera Electronics” system includes the following boards:

FPA/CCD Head Board (Basic or High-Speed versions)Signal Chain Board (Basic or High-Speed versions)J1 Serial Clocks BoardJ3 Clock Generator BoardJ5 Parallel Clocks BoardJ7 Serial/Parallel Expansion BoardJ15/J17 Voltage Divider & Regulator BoardJ25 Interface 1 BoardJ27 Interface 2 BoardJ29 Parallel Interface BoardJ30 Temperature & Sync Control BoardJ31/J32 ADC Board

Universal FPA/CCD Camera Electronics — Block Diagram

12

The system generates the various clocks for the sensor, as well as system timing for the data acqui-sition cycle and data download functions. The system is controlled by a host computer, which sendscommands to the system to initiate Integrate/Read, Fast-Erase and other functions. During the readcycle, data is dumped one row at a time. Pixel data may be summed or individually clocked out of thesensor by configuring the serial and parallel clock-generating circuitry. “Generic” pixel cycle timing isapplicable to a wide range of CCD’s with little additional modifications. The generic timing provides fora 1024x1024 multiphase or TI virtual phase CCD.

The generic system timing may be modified by the end user for a given application. System timingblocks are configured by installing jumpers on the J1, J3 and J5 boards. Sensor bias voltages areselected by potentiometers or fixed resistors on the J17 board. A master clock oscillator controls theoverall system pixel rate. The master clock is typically divided by 10 or 20 to yield pixel (horizontal)timing. The pixel clock rate becomes the base for the parallel clocks, although the backplane wiringmay be modified to permit fast vertical phasing.

Variations on the generic timing may include pixel-binning in either axis, or fast windowing to an area ofinterest. Such applications are implemented by incorporating additional timing circuits available oneach board to synthesize the additional timing complexity. Horizontal pixel binning is accomplished bymodifying the J1 Serial Clocks Board. Vertical pixel binning is accomplished by modifying the J5Parallel Clocks Board. The Serial Command Interface bits can be used to enable or select the addedfunctions. All of these modifications require an understanding of the generic system timing.

13

CCD-1/-2 UNIVERSAL FPA/CCD CAMERA SYSTEM SPECIFICA TIONS

GENERALImage Size, pixelsHorizontal (including extended pixels) 16,384 maxVertical 4096 max

ADC Resolution 12 to 16 bits

System Gain <20 to 1000 V/VSensitivity 3 mV

Digitizing RateBasic version (per channel) 50 kHz typ.

500 kHz max.

High-Speed version (per channel) 400 kHz typ.3 MHz max.

Readout Noise < 3 DN at 50 kHz< 5 DN at 400 kHz

(Typical with 16 bit, 500 kHzADC, system noise only.)

Signal-to-Noise Ratio 12 bits 65 dB at 50 kHz typ.(100 mV input, resulting 14 bits 74 dB at 50 kHz typ. in 1/2 scale output) 16 bits 86 dB at 50 kHz typ.

POWER REQUIREMENTS

DC Power Supply:AC Power Input 120 VAC ±10%

50/60 Hz

Power consumption 100 VA max.

DC Power Output +5V @ 3A+15V @ 1.7A-15V @ 1.7A

+23V (adj. ±5V min.) @ 175 mAAUX +5V @ 3A

CCD Controller:

DC Power Input +5V @ 2.2A±15V @ 0.6A

+23V @ 50 mAAUX +5V @ 1A

ENVIRONMENTOperating Temperature Range +5oC to +45oCHumidity 95% max., non-condensing

14

CCD-1-HS Camera System, Power Supply, HEAD-03 TEC Camera Head and Shutter

CCD-1/CCD-2 Universal CCD Camera Electronics System includes:

J1 Serial Clocks BoardJ3 Clock Generator BoardJ5 Parallel Clocks BoardJ25 Interface 1 Board - RS422 synchronous serialJ27 Interface 2 Board command and camera dataJ17 Voltage Divider & Regulator Board - eight adjustable bias voltagesJ29 Parallel Interface Board - RS422 digitized camera data

(Requires selection of ADC board, not included, see below)

Basic Signal Chain Board (fs < 500 kHz per video channel)Basic Camera Head Board (fs < 500 kHz ) - one video preamp

ORHigh-Speed Signal Chain Board (fs < 3 MHz per video channel)High-Speed Camera Head Board (fs < 3 MHz per video channel )

- two video preamps

15

CCD-1/CCD-2 SYSTEM

Model # Description

CCD-1 Basic CCD Camera SystemLow pixel rate (fs < 500 kHz) CCD Camera System utilizing High-Speed Head Board and High-Speed Signal ChainBoard. (Requires ADC board, see below).

CCD-1-HS High-Speed CCD Camera SystemHigh pixel rate (fs < 3 MHz) CCD Camera System utilizing High-Speed Head Board and High-Speed Signal ChainBoard. (Requires ADC board, see below).

CCD-2-HS Dual High-Speed CCD Camera SystemHigh pixel rate (fs < 3 MHz) synchronous dual-channel CCD Preamp, Signal Chain and ADC data path, provideseffectively digitizes two pixels per sample. Employs two High-Speed Signal Chain Boards. Permits pixel samplingat two times the ADC conversion rate (i.e. 1MHz @ 16 bits with ADC model 2516). (Requires two ADC boards ofsame type, see below).

CCD-1-PS Power SystemRackmount low-noise linear power system provides +5V, ±15V, VDD +23V (adjustable ±5V), and AUX +5V,individually fused, filtered AC input, 120VAC, 50/60 Hz. Detachable shielded 6 ft. AC line cord and 4 ft. shieldedpower interconnect cable provided, MS type circular connectors.

ADC BOARDS

J31 ADC BoardConverts analog input from Signal Chain Board to up to 16 bits of digital video. Digital ADC pixel data is presented to the host systemvia the Digital Camera Interface.

Model # Bits Sample Rate Description

20012 12 5 MHz Datel ADS118

10014 14 2 MHz Datel ADS942

2516 16 500kHz Datel ADS930

5516 16 1 MHz Analogic ADC4320A

10016 16 2 MHz Analogic ADC4322A

24014 14 5 MHz Datel ADS944

16

CCD-2-HS Universal FPA/CCD Camera System Controller

17

UNIVERSAL TEC CAMERA HEAD SPECIFICATIONS

HEAD-03 TEC Camera Head with VS35 Shutter Option

The Universal TEC Camera Head provides a thermoelectric cooling system for CCD applica-tions, and is designed to accommodate the CCD Head Board and CCD Adapter Board. Theenclosure may be disassembled from the front or rear, for simplified access to the CCD orHead Board. Vacuum service is provided via a 5/8" port on a removable valve operator. Heatremoved from the CCD is transferred to the heat exchanger, which incorporates forced aircooling. The fan can be removed and the system operated for short periods at -45oC or forcontinuous operation at derated temperature levels. The fan can be controlled via the com-puter interface. A Uniblitz VS25/VS35 shutter assembly may be optionally installed, and iscontrolled via the computer interface. The Universal TEC Camera Head uses the TemperatureControl & Shutter Board, the TEC & Shutter Power Modules and a 24V unregulated PowerSupply. The Temperature Controller Board provides closed-loop control of CCD temperatureusing a thermistor sensor. A small on-board digital readout of CCD temperature is provided,with adjustment via potentiometer. This board also contains the shutter drive circuitry. Theshutter may be triggered by an external optically isolated RS422/TTL signal.

18

UNIVERSAL TEC CAMERA HEAD SPECIFICA TIONS (cont’d.)

GENERALSize (without shutter or fan) 5.8" dia.

5.2" overall lengthSize (with shutter and fan) 6.0" dia.

7.7" overall lengthWeight < 10 lbs.Operating (ambient) temperature 25oCVacuum service < 10 mTorr

5/8" port Cryolab SV8

COOLING CHARACTERISTICSCCD temperature range +25oC to -45oC

(Camera Head Heatsink at +30oC)Minimum CCD cold temperature -45oCTemperature regulation ±0.5oCMaximum CCD heat load 1 W

ELECTRICAL CHARACTERISTICSPower consumption 72 W typ.TEC power (CCD @ -45oC) 14 VDC @ 3.5A nominalShutter 24 VDC, 2 W

SHUTTERAperture (VS25/VS35) 25mm/35mm diameterMinimum exposure 5.5 msec.Maximum repetition rate 40 Hz.

SOCKET ADAPTERS

Model # Description

HBSA-223 TI TC223 CCD Socket AdapterSocket adapter board for TI 1024x1024 TC223 CCD, contains 13x13 ZIF socket with center bored out (approxi-mately 0.9" x 0.9") for “cold finger”. Low thermal loss connections, single shielded video stub cable with SMAconnector. Connects the CCD to the Head Board via dual-row header.

HBSA-CAS Cassini CCD Socket AdapterSocket adapter board for Cassini 1024x1024 CCD, as above except 10x10. Two outputs, independent parallelclocks.

HBSA-422 Loral CCD422 (FA1024LM) CCD Socket AdapterSocket adapter board for Loral 1024x1024 CCD. Two outputs, independent parallel clocks.

HBSA-512F Tektronix TK512 (Frontside) CCD Socket AdapterSocket adapter board for Tek 512x512 CCD. Two outputs, independent parallel clocks.

HBSA-512B Tektronix TK512 (Backside) CCD Socket AdapterSocket adapter board for Tek 512x512 CCD. Two outputs, independent parallel clocks.

HBSA-1024 Tektronix TK1024A CCD Socket AdapterSocket adapter board for Tek 1024x1024 frontside or backside CCD. Two outputs, independent parallel clocks.

HBSA-17 EEV CCD-17 CCD Socket AdapterSocket adapter board for EEV CCD-17-01 512x512 CCD with image/store sections. 2 outputs, independent serialand parallel clocks, substrate and anti-bloom gate bias adjustments.

HBSA-7422 Thomson THX7422A CCD Socket AdapterSocket adapter board for Thomson 2x150 IR CCD. Additional bias adjustments, 2 outputs.

19

CAMERA HEAD AND TEC

Model # Description

HEAD-01 Universal TEC Camera Head with VS25 ShutterThermoelectric cooling of the CCD, to -45oC. Requires Temperature Control & Shutter Board, TEC Power Moduleand -TEC Power Supply option. Uniblitz VS25 electro-programmable shutter, 25mm aperture.

HEAD-02 Universal TEC Camera Head (without Shutter)Thermoelectric cooling of the CCD, to -45oC. Requires Temperature Control & Shutter Board, TEC Power Moduleand -TEC Power Supply option.

HEAD-03 Universal TEC Camera Head with VS35 ShutterThermoelectric cooling of the CCD, to -45oC. Uniblitz VS35 electro-programmable shutter, 35mm aperture.

J30TEMP Temperature Control & Shutter BoardClosed-loop thermal controller for the Universal TEC Camera Head. Provides temperature readout via an on-board LED display. Temperature adjustment via potentiometer. Also provides shutter drive and synchronization forshutters.

TECPS-01 TEC & Shutter Power ModuleAir-cooled Driver Module mounts in the Controller, providing power to the TEC via the closed-loop control system.

[CCD-1-PS]-TEC Power System TEC Option

24VDC 6A unregulated power supply, TEC/Heater ammeter and switching, separately fused inputs andoutputs.

CAB-HEAD Shielded Low-Noise Cable Set

Shielded 8 foot CCD Drive/Signal cable, teflon insulated conductors, PVC encased, providing all doubly-shielded interconnections for the CCD Controller, TEC and Shutter Controller.

20

CCH-01 LN2 Dewar and CCHBE-01 FPA/CCD Camera Head Electronics

The CCH-01/-02 Universal LN2 Camera Heads provides a cryostat for FPA/CCD applications, and aredesigned to accommodate the CCHBE-01 FPA/CCD Camera Head Electronics. The Dewar may bedisassembled from the front for access to the FPA/CCD. The FPA/CCD is socketed with a FPA/CCDMounting Kit which includes a hold-down bracket. Vacuum service is provided via a 5/8" port on aremovable valve operator. The FPA/CCD is cooled by LN

2 through a “cold finger”. A heater is incorpo-

rated into the cold finger to allow thermal control at any temperature from 77o Kelvin to near ambient.The CCD/LN2 Camera Head Electronics package mounts on the rear of the Dewar. This electronicspackage contains the FPA/CCD Personality Adapter and the High-Speed CCD Headboard.

The Universal TEC Camera Head uses the Temperature Control & Shutter Board, the TEC &Shutter Power Modules and a 12V/24V Power Supply (-TEC option). The Temperature Control &Shutter Board provides closed-loop control of CCD temperature using a silicon sensor in the coldfinger. A small on-board digital readout of cold finger temperature is provided, with adjustment viapotentiometer. This board also contains the shutter drive circuitry. The shutter may be triggered byan external optically isolated RS422/TTL signal. A Uniblitz VS35 shutter assembly may be optionallyinstalled on the front of the Dewar. The shutter is controlled manually or via the computer interface.

21

CCH-01/-02 UNIVERSAL LN2 CAMERA HEAD SPECIFICA TIONS

GENERALSize (without shutter) 7" dia. x 10"LWeight < 20 lbs.Operating (ambient) temperature 25oCVacuum service < 1 mTorr

5/8" port Cryolab SV8

COOLING CHARACTERISTICSFPA/CCD temperature range <79oK to >200oK

ELECTRICAL CHARACTERISTICSPower consumption 72 W typ.Shutter 24 VDC, 2 W

SHUTTERAperture (VS35) 35mm diameterMinimum exposure 5.5 msec.Maximum repetition rate 40 Hz.

CCH-01 LN2 Dewar and CCHBE-01 FPA/CCD Camera Head Electronics

22

CCH-01/-02 UNIVERSAL LN2 CAMERA HEAD

Model # Description

CCH-01 Cryostat Camera Head DewarLiquid nitrogen cooled Dewar providing temperature control of FPA/CCD for testing and imaging applications.Accommodates mounting kits for various device packages. FPA/CCD drive and video amplifier electronics mountexternal to the Dewar. FPA/CCD socket adapter internally configures the Dewar’s wiring for the DUT. RequiresTemperature Control & Shutter Board, TEC Power Module and -TEC Power Supply Option. (Optional 5 positionfilter wheel available.)

CCH-02 Cryostat Camera Head Dewar w/ShutterAs above, with external Uniblitz VS35 electro-programmable shutter, 35mm aperture.

CCHBE-01 Cryostat Camera Head Electronics AssemblyContains High-Speed CCD Camera Head Board, intended for low-noise applications to several MHz. Provides 12push-pull drivers: 4 for the parallel clocks, 4 for serial clocks, one for the reset (precharge) clock, 3 sparedrivers, dual low-noise video preamp. Requires Personality Adapter to adapt the generic Dewar wiring to thespecific application device.

CCHBE-02 Cryostat Camera Head Electronics AssemblyContains High-Speed CCD Camera Head Board, intended for low-noise applications to several MHz. Provides 12push-pull drivers: 4 for the parallel clocks, 4 for serial clocks, one for the reset (precharge) clock, 3 sparedrivers, dual low-noise video preamp. Requires Personality Adapter to adapt the generic Dewar wiring to thespecific application device.

CCHPA-223 TI TC223 CCD Personality Adapter (for CCHBE-02)

CCHPA-CAS Cassini CCD Personality Adapter (for CCHBE-02)

CCHPA-422 Loral CCD422 CCD Personality Adapter (for CCHBE-02)

CCHPA-512F Tek TK512 (Frontside) CCD Personality Adapter (for CCHBE-02)

CCHPA-512B Tek TK512 (Backside) CCD Personality Adapter (for CCHBE-02)

CCHPA-1024 Tek TK1024 CCD Personality Adapter (for CCHBE-02)

CCHPA-585 CRC585 IRFPA Personality Adapter (for CCHBE-01)

CCHMK-223 TI TC223 CCD Mounting KitSocket adapter board for TI 1024x1024 TC223 CCD, contains 13x13 ZIF socket with center bored out (approxi-mately 0.9" x 0.9") for “cold finger”.

CCHMK-CAS Cassini CCD Mounting KitSocket adapter board and mounting system for Cassini 1024x1024 CCD, as above except 10x10 ZIF socket. Twooutputs, independent parallel clocks.

CCHMK-422 Loral CCD422 (FA1024LM) CCD Mounting KitSocket adapter board and mounting system for Loral 1024x1024 CCD.

CCHMK-512F Tektronix TK512 (Frontside) CCD Mounting KitSocket adapter board and mounting system for Tek 512x512 CCD.

CCHMK-512B Tektronix TK512 (Backside) CCD Mounting KitSocket adapter board and mounting system for Tek 512x512 CCD.

CCHMK-1024 Tektronix TK1024A CCD Mounting KitSocket adapter board and mounting system for Tek 1024x1024 frontside or backside CCD.

CCHMK-585 RIRCOE CRC585 IRFPA Mounting KitSocket adapter board and mounting system for CRC585 256x256 IRFPA, 100 pin LCC.

23

CAMERA HEAD BOARDS AND SIGNAL PROCESSOR

Model # Description

BHB-2 Basic Head BoardCCD Camera Head Board, intended for low-noise applications typically in the range of 50 kHz to 500 kHz. Provides3 push-pull drivers for the parallel clocks, 3 OC (open-collector) parallel clock drivers, 4 OC serial clock driversand one OC driver for reset (precharge) clock. A separately powered low-noise video preamp is also provided.

HSHB-2 High-Speed Head BoardCCD Camera Head Board, intended for low-noise applications to several MHz. Provides 12 push-pull drivers: 4for the parallel clocks, 4 for serial clocks, one for the reset (precharge) clock, and 3 spare drivers. A separatelypowered dual low-noise video preamp is also provided, employing high-bandwidth, fast-settling video opamps.The output buffer may be configured to drive a 50 ohm load.

BSC-1 Basic Signal Chain BoardEmploys CDS (correlated double-sampling) of the video output of the Head Board, suitable for applications typicallyin the range of 50 kHz to 500 kHz (800 kHz max). Utilizes two sample-hold sections, and presents a bufferedvideo level to be digitized.

HSSC-2 High-Speed Signal Chain BoardEmploys CDS (correlated double-sampling) of the video output of the Head Board, suitable for applications toseveral MHz. Provides digitally switched two-channel input. Utilizes two sample-hold sections, and presents abuffered video level to be digitized. Employs high-bandwidth, fast-settling video opamps. The output buffer maybe configured to drive a 50 ohm load.

24

ADDITIONAL BOARDS

Model # Description

J17VDR J15/J17 Voltage Divider & Regulator BoardProvides eight independent CCD bias voltages which may be manually adjusted via multi-turn potentiometers or setvia resistor dividers. Each output may be set in the range of ±14V, with output current up to 50 mA (±13V max).On-board regulators provide +10V and -5V for Basic Signal Chain Board.

J17DAC J17 DAC BoardProvides eight CCD bias voltages under control of the host system, via independent 8 bit DAC’s. The DAC’s maybe updated on a line-by-line basis. On-board regulators provide +10V and -5V for Basic Signal Chain Board.

J29PAR J29 Parallel BoardProvides up to 16 bits of data, pixel clock, line sync, frame detect and frame gate signals via optically isolatedRS422 drivers. Requires isolated 5V power for host computer side of the interface. Host computer controlscamera system via the optically isolated RS422 synchronous serial interface of the J25 board. Presents interfaceon 50 pin ribbon cable connector.

J7EXP J7 Serial/Parallel Expansion BoardProvides additional serial or parallel clock generation logic including a general-purpose PLD, and a digital one-shotwith dipswitches to set integration pulse interval up to 4.096 msec. at 1 usec. resolution, or up to 409.6 usec. at100 nsec. resolution.

J29-JE J29 to JE Adapter Cable50 conductor twisted-pair ribbon cable, socket connector on J29 end to 50 pin “D” bulkhead for rear panel mount.

COMPUTER INTERFACES

Frame Grabbers and Computer Interfaces

Model # Description

PCI-DIG16 PCI Digital Camera InterfacePCI interface board for PC’s running Windows95, Windows98 or WindowsNT. Provides RS422 Serial Command tocontrol the Camera System and receives RS422 Parallel Camera Data and synchronization. Includes WindowsDLL and sample application source code in C.

JE-PCI 50 conductor twisted pair adapter cable forPCI-DIG16 Board to connect to Universal CCDCamera System.

Talktronics, Inc. 27341 Eastridge Drive Lake Forest California 92630 USA(949) 768-4220 http://www.talktronics.com (949) 768-1507 FAX(800) 421-7668 email: sales@talktronics.com