ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER...
Transcript of ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER...
![Page 1: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/1.jpg)
ULTRA LOW POWER
BOOTH MULTIPLIER
USING ASYNCHRONOUS
LOGIC Jiaoyan Chen1, Dilip Vasudevan 2,
Michel Schellekens2 And Emanuel
Popovici1 1Embedded Systems Group, Department Of Electrical And
Electronics Engineering, University College Cork, Cork, Ireland 2CEOL Department Of Computer Science, University College
Cork, Cork, Ireland
ASYNC’12 May 7-9, Denmark
![Page 2: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/2.jpg)
Contents
Motivation
Background – Booth Multiplier
Positive Feedback Charge Sharing Logic
General Operation
Power Estimation
PFCSL Booth Multiplier
Results (Power, Area)
Conclusion & Future Work
ASYNC’12 May 7-9, Denmark
![Page 3: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/3.jpg)
Motivation
Low Power Requirement in Embedded Systems
Dynamic
Power
Lower Voltage Supply, Avoid Unwanted Switches, Adiabatic Logic
and etc.
Static
Power
Power Gating, Multi-threshold and etc.
Target: Low Power Parallel Multiplier ( Booth Radix-4 Array Multiplier)
ASYNC’12 May 7-9, Denmark
![Page 4: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/4.jpg)
Background – Booth Multiplier
Structure
Partial Product
Generator
Adder Block
Array-Based
Regular
Architecture
Balanced
Capacitive
Distribution
ASYNC’12 May 7-9, Denmark
![Page 5: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/5.jpg)
PositiveFeedbackChargeSharingLogi
c
PFCSL= PFAL (Positive Feedback Adiabatic
Logic) +
Charge Sharing Technology
PFCSL VS PFAL
Power
Clock
DC Supply (No overhead of
power clock network)
Specifically designed Power
Clock
Energy
Recycling ~50% ~60%
Speed Run @ 100MHz Not Efficient in High-Speed
Applications
ASYNC’12 May 7-9, Denmark
![Page 6: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/6.jpg)
PositiveFeedbackChargeSharingLogi
c
General Operation
1) VPC(i) to VDD, VPC(i-1) to Ground.
2) VPC(i) Shares the ENERGY with VPC(i+1),
meeting @ VDD/2
3) VPC(i+1) to VDD, VPC(i) to Ground.
ASYNC’12 May 7-9, Denmark
![Page 7: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/7.jpg)
PositiveFeedbackChargeSharingL
ogic
Power Estimation
Charge Sharing
Due to the Balanced Distribution, ~50% Energy
transferred from one stage to the next.
1 1 1 2 2 2Q CV CV C V
ASYNC’12 May 7-9, Denmark
![Page 8: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/8.jpg)
Signal Transition Diagram
Four-Phase
Handshaking Model
Controlled by C-
element
PFCSL Handshaking
Model
Controlled by
Dynamic-AND Ctrl1
Ctrl2
Ctrl3
Ctrl4
Ctrl1
Ctrl2
Ctrl3
Ctrl4
ASYNC’12 May 7-9, Denmark
![Page 9: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/9.jpg)
Two Controlled Latch
Normal D-Latch is NOT suitable in PFCSL
circuits.
Two Controlled Latch is introduced.
ASYNC’12 May 7-9, Denmark
Sharing
![Page 10: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/10.jpg)
PFCSL Booth Multiplier
Only ONE set of Y(i)
is fetched at each
time.
Smaller Area
Lower Power
ASYNC’12 May 7-9, Denmark
![Page 11: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/11.jpg)
Results Comparison – ADDER
One-Bit Full Adder
(VDD=1V, 45nm TSMC)
Spee
d
Static Dynam
ic
PFAL (Non-
Adiabatic)
PFCSL
100M
Hz
325n
W
550nW 520nW 266nW
~ 20% 52% 49% /
ASYNC’12 May 7-9, Denmark
Dynamic Power
Static Power
![Page 12: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/12.jpg)
Results Comparison – Multiplier
ASYNC’12 May 7-9, Denmark
Dynamic Power
Static Power
![Page 13: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/13.jpg)
Results Comparison – Multiplier
Area Comparison
(Transistor Numbers)
PPG Communicati
on
Circuits
Adders Latches Total
PFCSL 1830 280 6231 4300 12641
STATIC 6544 154 6952 3440 17090
ASYNC’12 May 7-9, Denmark
![Page 14: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/14.jpg)
Conclusion & Future Work
New Logic family – PFCSL
New structure of PPG, Booth Multiplier
Power and area improvements
In the future, implement into 8051
microcontroller design. Fabricate it!!!
ASYNC’12 May 7-9, Denmark
![Page 15: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/15.jpg)
Acknowledgements
This work was funded by the Science
Foundation Ireland under Grant number
07/IN.1/1977.
The authors also would like to thank
Synopsys, Ireland for their generous support in
this project.
ASYNC’12 May 7-9, Denmark
![Page 16: ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC€¦ · ULTRA LOW POWER BOOTH MULTIPLIER USING ASYNCHRONOUS LOGIC Jiaoyan 1Chen, Dilip Vasudevan 2, 2Michel Schellekens And](https://reader035.fdocuments.us/reader035/viewer/2022062223/5b3262877f8b9ae1108c70a2/html5/thumbnails/16.jpg)
Thank you!
Questions?
ASYNC’12 May 7-9, Denmark