TRAIN-TO-WAYSIDE COMMUNICATION TWC-1000 · 2015. 6. 8. · SERVlCE MANUAL 6421-1 JULY 1991 Field...

rel UNION SWITCH UJ& SIGNAL INC. A memb•r of the ANSALDO Group 5100 CORPORATE DRIVE, PITTSBURGH, PA 1&237

SERVlCE MANUAL 6421-1

JULY 1991

Field Maintenance

TRAIN-TO-WAYSIDE COMMUNICATION

TWC-1000

COPYRIGHT 1991, UNION SWITCH & SIGNAL INC. PRINTED IN USA

ANSALDO Trasporti

UNION SWITCH & SIGNAL

REVISION INDEX

Revised pages of this manual are listed below by page number and date of revision . The black bar in the page margin indicates the area of change.

Page Number Date of Revision

A SM6421-1


TABLE OF CONTENTS

Section/Paragraph

I 1.1 1.2 1. 2. l 1 . 2.2 1.3 l. 3 . 1 1. 3 . 2 1. 3 . 3 1. 3 . 4

I I 2.1 2 . 2 2 . 2.1 2 . 2 . 1.1 2 . 2 . 1.2 2 . 2 . 3

II I 3 . 1 3 . 2 3 . 3 3 . 4 3. 4 . 1 3. 4 .2

I V 4 . 1 4 . 2 4. 2 .1 4 .2 . 2 4. 2. 3 4.2.4 4 . 3 4.4 4 . 4 .1 4. 4. 2 4. 4 . 3 4 . 5 4 . 5 .1 4 . 5 .2 4.5 . 3 4 . 5.4 4 . 5 . 5 4 .5. 6 4 . 5 . 7

GENERAL INFORMATI ON INTRO DUCT I ON •• • . • .•. . • • •.•.•••.••.• • • . . • • •••.•• • •.. 1-1 SCOPE OF OPERATION •••.. .. .•• • . . .. .. . . .. . ... . ... . • . . • 1-1 Train to Wayside Communication . . .. .. . . .• ...•.•. .• . 1- 1 Wayside to Train Transmission . . . . . . . . .. ... .•.. . . . . 1-1 PHYSICAL DESCRIPTION •• • .••••• •• •••••••••••• • • • ••• • 1- 1 CPU Printed Circuit Board .. . .. . .. • .• .••. . .•..•. ... 1-2 Interface Printed Circuit Boa=d ... .... . .. . . . .••. .. 1-2 Display Printed Circu it Board . . .....••.•.. . • . . . . . . 1- 4 Master Reset Switch . ... . . • .. • . . . ... • . •. .• .. . . ... . . 1-4

SYSTEM APPLICATION INTRODUCTION • • .•• • .•.••.••• •• • ••• . . • • •• • •• .• .• • • . . 2- 1 STATION APPLICATION ....... . .... . . . .. .. . . . . . ..•. .. . 2-1 Enroute Applications •.. . ....••...•......... .. •. . . . 2 - 4 Flyby Receiver Applic ation .. ..... . ... . ... ... .. .. .. 2 -5 Flyby Transmitter Application . .. . ...•. . ........ . . . 2-5 Genisys Capacity ... . .... . . . . ... .. .. . ... . . . ... •.•. . . 2-5

INSTALLATION AND ADJUSTMENT I NSTALI.ATI ON .. . ••.. .. . ..... . ...... •.. .... . . . . . .. . • 3 - 1 CPU PCB SET-UP ... . . .. . . . .. . .•. . . . . . .. . . .. .. . ... . . .. 3-1 I NTERFACE PCB SET- UP .. . .. , . . • ••........ .. .. . . . . ... 3- 6 TESTS AND ADJUSTMENTS . . .. ... . . ..... . . .. . . .. . . .... 3 - 7 Power Tests ... . ..... . .. . .... . . •.. . ... .. ... .... . .... 3 - 7 Fun ct iona l Test a n d Sys t em . . .•.... . ........ . . • ... . 3-7

FUNCT I ONAL DESCRI PTION I NTRODUCTION . ... .. .. . . . .. ... .... .. ... ... . . ...•... . 4-1 TRAIN-TO-WAYSIDE MESSAGES ••• . ••. .• • • . •. . . . . . . ••. . • 4- 1 Short Message ? refix ... . . . .....•. . . . . . .. . .. ...... . 4-2 Long Message Pre f ix ....... • •.• • .•.. .. . .. . .. ... ••. . 4-2 Short and Long Message Suffix ••....... .. ... . . . • . . . 4-2 Message Structure . . ... .. . .. •. •.... . . . .• .. ......... 4-2 WAYSIDE-TO-TRAIN MESSAGES ....• . ......•.. . ....... . . 4-2 INTERFACE PCB • .•.••• •• • . • .•••••• •• •••• . •.•••..•• . .• 4 - 3 Receiver Circu its . .... ..• .. . ••.• . ... .. .. . . . . . • . . . . 4 - 6 Peripheral Interface Logic .•••.•••..• . . . ...•.....• 4-6 Transmit Circuits ......... . • . • . ... .. . .. .•... . .•. . . 4 - 6 CPU PCB •••• ••.• • ••• •• • ••••••• • •••••• • • •••••••• •• • • • 4 - 6 Microprocessor . .. ..... .. . •.•.. .. . . . . • . .. .. .. .• . . . . . 4-7 Memory . .. • . . . c. • • • • • • • • • • • • • • • • • • • • • • • • • .. • • • • • • • • • • • • 4 - 7 Communication I nterfaces ..• . . ••••.... . .••.....•... 4-7 Prograrrunable Timers .. . ..•........... . .... • ...•.. . . 4-7 Watchdog Circuit ... . . .. . . . .. . . . ... .. . .. .. . .. . ..... 4-8 Programmable DIP Swi tches • . .••. •.. . . ... . •..•• . . . .. 4-8 Jumpers ...... . ...... . . . .. . .. ... .. (II _ • •• • d • ••• • •• •• •• • 4-8

i SM6421-1


TA~LE OF CONTENTS (Continued)

Section/Para. Pace No,

4. 6 4.6.1 4.6.2 4.6.3 4. 6. 4 4.6.5

v 5.1 5.2

VI

Figure

1-1

1-2 1-3

2-1

2-2

3-1 3-2 3-3 3-4

4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9

No.

Table No.

4-1

DISPLAY PCB ....................................... 4-8 Station Unit Received Message Display .............. 4-8 Flyby Transmitter Display .......................... 4-9 Flyby Receiver Display .....•...... . ................ 4-9 Genisys Control Message Display .. . ................. 4-9 Display PCB Const.nrction .•................. . ....... 4-9

FIELD MAINTENANCE AND TROUBLESHOOTING GENERA.L . .. . • . . . . . . .. . . . . . . . . . . .. . . .. .. . . . . . . . . . . . .. . . .. . . 5- 1 CORRECTIVE MAINTENANCE .... . ........................ 5-l

P.ARTS LIST ............... " .............. . .............. 6-1

LIST OF ILLUSTRATIONS :face No,

TWC-1000 Unit, Outside Dimensions and Front Panel Controls and Indicators ............. 1-3

Typical Rack Installation .. . ..................... . . 1-5 TWC-1000 Unit, Major Components and Dimensions ..... l-6

Station Transmitter/Receiver and Flyby Transmitte~ Applications, Block Diagram .................. . .. 2-2

Flyby Receiver Application Block Diagram ........... 2-6

Power Wiring . .................... . ........ . ....... 3-2 Power Distribution . . .......... . .. . ..... . .. .. .. . ... 3-3 Line and Serial Data Wiring ...... . . ... . .. . ......... 3-4 CPU PCB Switch Settings . ....... . ... . . . .. . . . ... . .... 3-5

TWC Receive, Short Message ... .. .. . .... . ..... . .. . ... 4-3 TWC Receive, Long Message .... .. .. .. ...... . ......... 4-4 TWC Transmit, Long Message .... . . . .. . ... . ... . ... . ... 4-5 Interface PCB Block Diagram ..... . ... . .... .. ....... 4-11 Interface PCB Schematic Diagram .. . . . . . . . ..... . ... . 4-13 CPU PCB Block Diagram ... . ......... . ... . .. . ... . .. . . 4-15 CPU PCB Schematic Diagram . ..... . .............•.... 4-19 Display PCB Schematic Diagram ....... . .. .. ......... 4-27 16-Bit Character Display . ...•......•.. . ... . ... .. . . 4-29

LIST OF ILLUSTRATIONS Pace No.

Character Table ...... . ... . ......... . ... . .. . . .• ... 4-10

ii SM6421·1

·.:·. ··. -~,~

)


SECTION I

GENERAL INFORMATION

1.1 INTRODUCTION

The Train-to-Wayside Communication (TWC) unit TWC-1000 (Figure 1-1), is wayside installed as part of a two-way TWC System. In addition to the TWC-1000 unit, the TWC System includes TWC carborne equipment and train control room equipment

1 . 2 SCOPE OF OPERATION

The purpose of the TWC-1000 is to translate system data being communicated between the central control office and the train. The TWC-1000 is a microprocessor based unit. It acts as the translator verification medium between the carborne TWC equipment and the wayside equipment of a total TWC System. A 9800 Hz carrier frequency, that is frequency shifted 150 Hz above the carrier (9950 Hz) to represent a Mark (1 bit) and 150 Hz below the carrier (9650 Hz) to represent a Space (0 bit), is used to transmit TWC messages between the train and the TWC-1000.

1 .2. 1 Train to Wayside Transmission

The TWC-1000 contains receiver circuits to detect the 9800 ± 250 Hz signals from the train, verify their val i dity, transpose them, regenerate them into digital serial data recognizable by an associated Genisys unit, and transmit them in serial form to the Genisys unit . The Gen~sys unit is a microprocessor device that is used as the medium between the TWC-1000 and other Train Control System equipment, as described in Section II.

1.2 . 2 Wayside to Train Transmission

The TWC- 1000 contains transmission circuits to receive digital serial data from the associated Genisys unit, verify its validity, transpose them into serial Frequency Shift Key (FSK} signals and send them through an external TWC Linear Amplifier and impedance bond to the track rails, and thereby to the train .

1.3 PHYSICAL DESCRIPTION

The TWC-1000 is housed in a roll-out drawer assembly (Figure 1-1}, designed for installation in a standard 19-inch equipment rack (Figure 1-2). Internal components (Figure 1-3} are accessible when the drawer is pulled out. The cover remains in the rack.

1·1 SM6421 ·1


The bottom printed circuit board (Interface PCB) is fastened through insulated standoffs to the base of the unit. The top PCB (CPU PCB) is hinged to permit access to the Interface PCB and other components during field set-up and maintenance .

A Display PCB is mounted parallel to and directly behind the front panel. It provides a 16-bit alphanumeric LED display. The alphanumeric display provides messages in clear direct-reading text. The discrete LEDs identify the following as they are transmitted or received:

a. XMIT (Transmit)

1. CTR FREQ (Center Frequency - 9800 Hz) 2 . SPC (Space - 9650 Hz) 3. MRK (Mark - 9950 Hz)

b. REC (Receive)

1. CARR DET (Carrier Detect - 9800 ± 250 Hz) 2. SPC (Space - 9650 ± 70 Hz) 3 . MRK (Mark - 9950 - 70 Hz)

The rear panel contains all of the unit's cornmunication,line input and output, and power connections. These include two industry standard 25-pin D connectors (Pl and P2) for serial communications, one 24-way terminal block for the line connections, and a five-pin (male) socket for power input . The terminal block is directly connected to the Interface PCB .

A single power converter module is mounted on the right side of the unit . Either an ac/ dc or de/de converter can be used, depending upon the electrical power source available. A different TWC unit part number is used to identify the power option used. An ac /dc converter is used in TWC unit N451573-1801, while a de / de converter is used in TWC unit N451573-1802. The converter module regulates the input power and converts it to +5 volt, +12 volt, and -12 volt levels that power the PCB electronics and selected communication interfaces .

1 . 3 .1 CPU Printed Circuit Board (N451657-2701)

The CPU PCS within the TWC-1000 makes logical decisions based on pre-programmed instructions. These instructions are typically application specific and are contained in replaceable EPROM memory devices installed on the PCB. DIP switches are used to select various operating parameters and hardware configurations .

1.3 . 2 Interface Printed Circuit Board (N451657-7501)

The TWC-1000 Interface PCB provides the CPU PCB with a physical interface to the line inputs as well as the 16-character alpha-numeric di£play. The Interface PCB also contains the seven discrete LEDs visible through the front panel (Figure 1-1). Connection to the CPU PCB is through a 50 conductor ribbon cable attached to the left side of both PCBs. Connection to the Display PCB is through a 52-way connector mounted on the forward center area.

1-2 SM6421·1

16 - CHARACTER DISPLAY

XMIT CTR FREO LED

XMIT SPC LED


XMIT MRK LED

REC CARR DET LED

REC SPC LED

POWER LED

ON-OFF POWER SWITCH

OUTER COVER

DRAWER SLIDE

Figure 1-1. TWC-1000 Unit, Outside Dimensions and Front Panel Controls and Indicators

SM6421·1


1.3.3 Display Printed Circuit Board (N451657-4101)

The Display PCB receives display information from the Interface PCB and drives 16 character LEDs that display the following:

a. The TWC type (Station, Flyby Receiver, or Flyby Transmitter) in positions 1-7.

b. The TWC unit's address (01-04) in positions 9 and 10.

c . A flashing P, in position 14, when a train's short message is received correctly .

d. The number in sequence of each of the five words of a train's long message (1, 2, 3, 4, and 5), when the word is received correctly. They are displayed in the five character positions immediately to the right of the TWC unit address . As words are received correctly, 1, 2, 3, 4, 5 are displayed in positions 11- 15, respectively.

e. The last character on the right side of the display (position 16), displays a flashing P to indicate correct operation of the TWC- 1000 to Genisys (LSTAP) serial data link.

Except for the TWC type and its unit address, the remaining characters are flashed at the rate of receipt of the associated messages.

1.3 . 4 Master Reset Switch

The master reset switch is located inside the drawer on the right side between the power converter and the power switch . The master reset switch resets the CPU and the Interface PCBs, simultaneously. A reset switch on the CPU PCB resets the CPU PCB only. In addition, turning the ON-OFF switch "OFF" and "ON" will produce a master reset function.

SM6421-1

UNION SWITCH & SIGNA,L

.-:-~~~~~~~~~~.~

I • ~

.. . . ,/ .

: : ~

:: j : • : : : : : : : : : :

"" ........

.. .!..!,. . . . . : . . . .

E Ii

Q._.,_ :;:;...."'#- ~ : I iihlliiillllifiil .. !

r-::JII 19 I

I fii ffi I 1LCW ,to •

RACKJ2

I: : : . . . • : : : : :

_/

_/

LOCAL GENVSIS (STATION PROCESSOR) (LSTAP)

REMOTE GENYSIS (STATION PROCESSOR (RSTAP)

J--- TWC-~000

Figure 1-2 . Typical Rack Installation

1·5 SM6421-1

14"

"E"

L

INTERFACE PCB

1.75·

T o.s·

CPU PCB

"E'

_J


16.25. INSIDE BOX

2 4 PIN$

DISPLAY PCB

TOP·DOWN VIEW

ja

INTERFACE PCB

VIEW A·A

POWER CONVERTER

1.25"

,+-++---1- POWER

-.

CONVERTER

10.75"

MASTER RESET SWITCH

Figure 1-3 . TWC-1000 Unit, Major Components and Dimensions (Sheet 1 of 3)

1-6 SM6421·1

INTERFACE PCB

UNION SWrTCH & SIGNAL

VIEWB-B

j-- s·-,j,- 4·---1

CPU PCB

INTERFACE PCB

-·---~----------· I I I I I I

I

APPROXIMATE CENTER OF PCB

VIEWC-C

SERIAL DATA UNKCABLE

VIEW 0-0

I

INTERFACE PCB

REAR PANEL CONNECTOR A

REAR PANEL J1 ANOJ2 CONNECT~$

Figure 1-3. TWC-1000 Unit, Major Components and Dimensions (Sheet 2 of 3)

1-7 SM6421·1


~5.375"

~ 4.25" ---

u-------------1

:: ~~--4 ti I I 11 1 I

GROUND TERMINAL

,- -.. - -.

POWER CONNECTOR

CABLE FOLDED ANO PLACED AS SHOWN

KEYED

VIEW E-E

CONNECTOR J2

CABLE RUN

BACK VIEW

RIBBON CABLE

6.375" i==!-L--------------· ~~ t \ I ~ I

I I 3,,---~· -, :

I - - .J

---- CONNECTOR J1

24-WAY INTERFACE PCB LINE CONNECTOR (CONN A}

Figure 1-3. TWC-1000 Unit, Major Components and Dimensions (Sheet 3 of 3)

,-a

1.s·

SM642i-1


SECTION H

SYSTEM APPLICATION

2.1 INTRODUCTION

This section describes the typical applications for which the TWC-1000 ha·s been designed. As stated in Section I, the TWC System, within which the TWC-1000 is designed to operate, provides two-way communication between the train and the wayside. This TWC capability can be provided at each station and at enroute locations between stations.

2.2 STATION APPLICATION

The typical application for one track at a station is shown in Figure 2-1 . The illustration shows both carborne and wayside equipment. The wayside equipment includes the TWC-1000 as well as the following:

a. Contacts of a traffic or traffic repeater relay, and track or track repeater relay, that are controlled by train control system circuits.

b . Linear amplifiers that are installed in an ATP rack, that also includes the PCBs of the station track circuit's audio frequency (AF) Train Detection and Wayside Cab Signal equipment. The AF track circuit PCBs and the associated TWC Linear Amplifier are connected to the impedance bonds via the same pair of twisted wires .

c. Genisys units, of which a pair is used, are labeled local station processor (LSTAP) and remote station processor (RSTAP), respectively. The LSTAP is programmed to perform other functions as well as the processing associated with the TWC System. The RSTAP is programmed to perform Data Transmission functions associated with the communication between the LSTAP and the central office, via a Remote Terminal Unit '(RTU).

d . An RTU of the Data Transmission System being used at the transit system.

e. A Decoder that receives train destination and edgelight codes from the LSTAP Genisys unit and drives train destination signs and platform edgelights.

2·1 SM6421·1


f. Variable frequency station-stop marker coils, that are installed in the track on the approach to the s~ation and within the station track circuit.

The 9800 Hz frequency range is used because it is sufficiently higher than the AF track circuit frequencies to avoid interference. The TWC signal is transmitted from the train via the train's TWC Transmit Coil. This transmitted signal is induced into the track rails. It is passed through the bond in advance of the train. The bond is connected through the traffic relay contacts to the TWC-1000 unit's REC input.

On the lead car, the TWC Encoder provides overa11· supervision for the TWC communication. Short messages, containing the Train destination code, are repetitively transmitted from the train with a 100-millisecond delay between transmissions. During the 100-milliseconds the TWC Encoder's Receiver (RCVR) Inhibit signal is, suppressed, and this enables the TWC Decoder to receive replies from the wayside.

The wayside TWC transmitter (that is formed by the TWC-1000 unit and the TWC Linear Amplifier) does not transmit until a train's short message is received by the TWC - 1000 unit. When the received short message ends, the TWC-1000 unit's receiver causes the TWC-1000 unit's transmitter to send a message to the train via the TWC Linear Amplifier, associated Bond, and the track rails . This arrangement causes the message to be induced into both ATP Receiver Coils that are mounted on the front of the lead car, approximately 6-inches above the rails and forward of the lead wheels . On the lead car, the 9800 ± 150 Hz TWC signal is applied to the TWC Decoder, which decodes the message. As shown on Figu=e 2-1, the wayside transmitted TWC message can contain the fol.:.ow:.r-.; info rmation:

a. Train Destination

b. Train Number

c. Passenger Station Check Bit {indicates train has established communication with a wayside station location)

d. ATS Acceleration Rate

e . ATS Speed Limit

Excluding the Passenger Station Check bit, which is produced by t he TWC-1000 receiver, the other items of information are provided by central control via the Genisys units and the RTU.

Upon receipt of the TWC wayside response to a short message, a good wayside transmission causes the TWC Encoder on the car to switch to the Long Message. The Long Message is transmitted from the train at the end of the TWC wayside response. The train and wayside equipment continue exchanging long messages until the t~ain leaves the station. As shown on Figure 2-1, the Long Message con~ains the following information:

SM6421·1


NOAW.l. DIRECTION

TRAINOESTINAmN ___ _ _ _ _ eoo~m: -- -----~ \ RAIL

' ' ATP TRAIN l«JUBER RECEIVER

TRAIN READY SHORTt..ONO COIL 1WC MESSAGES

AU. DCX>AS CLOSED ENCOOER • TIWN BElffl.£0 1 ..... - 1WC

r--1 I MOTION CETECT I r-BOHO TRAiii LiNGTM ACVR ~ MIT BONO

INHIBIT COIL PASS. STAT CHECK -- I

TWC CARRIER

TAUi NJIIBER RCVO

DECODER ATS ACC£LERATION _r ATP

ATS Sll£iD L&IIT RECEIVER COIL

I TRAIN OESTINA TION . , ----------------------------- I

1:- ·I STATION PLATFORM

.. ~- ---------------~-----~------------------- """ I I

TRAI N CONTROL ROOM TRAFFIC I RELAY NORMAL I _ .... I

REC - -

1 - I

I - I .--------i A 1---- ---· I I I LINEAR I TWC·1000 REVERSE

I LINEAR I I AMP I

AMP I I I I I I ·--------.J STATION

._ ___ f ___ .J

I TRACK RELAY

NOR UAL I - ....

ATP RACK T1( ..0.. r

ATP RACK I r -' - I

SERIAL ..0.. .A I DATA REVERSE TO /l=ROM I LINK CENTRAL

I COHTl'IOL

t I 0 '!.IER - MASTER I

T'M:-1000 t . PORT I UNITS I DESTINATION AHO

£0GELIG>IT LSTAP RSTAP - - ,nu I OECOOER. AHO r- - GENISVS GENISYS I MAlll<ER COILS I

---------------------~------~---------------·

Fi~·.:re 2-1. Station Tr ansmitt er /Rece ive r and F l yby Transmitte r Appl i cations , Block Diagram.

2·3 SM6421 ·1

UNION SWITCH &SIGNAL

a. Train Destinat.ion

b. Train Number

c. Passenger Station Check

d. Train Ready

e. All Doors Closed

f. Train Berthed

g. Motion Detect

h. Train Length

The TWC-1000 receiver circuits detect the information in a received message, and send the data in serial form to the LSTAP Genisys unit. The LSTAP converts the Train Destination to the necessary code and sends it in parallel form to the Destination Decoder, which drives the station platform signs.The LSTAP is programmed to process the Train Length data received from the train, ~nd platform-stop-location data received from central control, to produce parallel outputs to control station platform edgelights through appropriate edgelight driver equipment.

Based on the platform stop location, the LSTAP produces outputs that are sent to the variable frequency station-stop marker coils, selecting the frequencies compatible with the selected stationstop location.

The LSTAP sends all of the data received from the TWC-1000 unit, to central via the RSTAP and the RTU. This data is all information received i~ the Long Message plus TWC carrier data. Receipt of the TWC data at central indicates that TWC communication is established with the train, and central can forward information to the LSTAP (via the RTU and RSTAP) for transmission to the train. This information can include Train Number, Train Destination, ATS (Automatic Train Supervision) acceleration (rate to be used when the train departs the station), and ATS Speed Limit (maximum speed to be used in moving the train to the next station,which is always less than the speed limit commands received by the train from the ATP (automatic train p~otection equipment) .

After receipt of the data from central, the LSTAP inserts the data into the message format and sends the digital data in serial form to the TWC-1000 unit. The TWC-1000 unit's circuits receive the data, verify its validity, transpose them into FSK signals , and send them through appropriate traffic and track relay contacts, external TWC Linear Amplifier, and Bond to the rails (Figure 2-1} . The gain of the Linear Amplifier is adjustable to ensure that the magnitude of the rail current is sufficient to be picked up by the train.

2.2.1 Enroute Applications

At selected locations, a Flyby Receiver installation or a Flyby Transmitter installation can be provided . The Flyby Receiver is

2-4 SM6421·1


used in the approach.to an interlocking to permit automatic ~outing to be accomplished. The Flyby Transmitter installatior. is used at locations between stations to alter the train's ATS speed limit and acceleration rate.

2.2.1.1 Flyby Receiver Application, In normal station platform application, two impedance bonds, one at each end of a station AF track circuit, are used. In the Flyby Receiver application, as shown in Figure 2-2, only the Bond at the exit end of an 'AF track circuit is used. It is connected to the TWC-1000 unit's REC input, via the traffic and track relay contacts, when traffic is aligned in the Normal direction toward an interlocking and the track circuit is occupied. Should traffic be routed away from the interlocking in the Reverse direction, the traffic relay contacts open the connections between the Bond and the TWC-1000 unit. This effectively disables the Flyby Receiver, whose function is needed for Normal traffic only.

In the Flyby Receiver application no responses are transmitted to the train. Consequently only Short Messages are received and sent to the associated LSTAP. Within the LSTAP the Short Message's Train Destination is processed and forwarded, as compatible to the Train Control System interlocking circuits to accomplish interlocking route alignment. No data is returned to the TWC-1000 unit for transmission to the train.

2.2.1.2 Flyby Transmitter Application. In the Flyby Trans-mitter application, the wayside equipment configuration and connections are the same as the Station Platform application. However, the prograrruned functions performed by the TWC-lOOO u~it and the associated LSTAP are r~stricted as compared with the Station Platform functions. The reasons are associated with the Flyby Transmitter's purpose. It is used to transmit ATS Speed Limit data to the train. As soon as the train's Short Message is received, the TWC-1000 unit transmits the ATS data, received via the RSTAP and LSTAP from central, to the train. No Long Message is transmitted (Passenger Station Check bit not sent).

2.2 . 3 Genisys Capacity

Within a Train Control Room, the LSTAP can operate with a maximum of four TWC-1000 units. Of the four TWC-1000 units, any combination of Station and Flyby units may be used.

2-5 SM6421-"\

I I I I I I I I I I I I I


TRAHOESTNTlON ------- E()J~~ - ------~ \

A All

All' TRAIN MN&eA RECEIVER TIWNAEADV SHOATllOHG COM..

fflC 1119!1 !!II '1E!J AU. DOORS CLOSED liHCCa:R -TRAIN BERTHE!) , UOTION CETECT

,....... - ,WC

TRAiii L.£NGT1'1 RCVR TRANSMIT I BONO t-tHHl81T COil PASS. STAT QEC)(

~

,WC CAAAIER

TlWN,._,MIIER RCVO OECOOER

A TS ACCEU'.RA T10N __r ATP RECU'/£A ATS SPE£t) LMIT

t COIL TRAIN OEST.u.TION • RAIL --------------------------- I

------------------~------------~----~~-- -TRAIN CONTROL ROOM ~IC

REI.AV NORMAL

REC - ... -

TWC·1000

TX

SERIAL CATA Tt>IFRON LINK CENTRAL

CONTROL

OTHER MASTER t 1",C-1000 ' ,.

POR":' UNITS

LSTAP AST.AP - ATU GENISYS GENISYS

---------------------------------~--~----~

Figure 2-2 . Flyby Re ceiver Application Block Diagram

2·6 SM6421-1

. \


SECTION Ill

INSTALLATION AND ADJUSTMENT

3.1 INSTALLATION

A TWC-1000 unit is designed for installation in a standard 19-inch rack (Figure 1-2) . The rack is also to contain the LSTAP and RST~2 Genisys units.

The TWC-1000 unit is connected to:

a. The LSTAP b. The associated TWC Linear Amplifier c. Traffic and track relay contacts

These connections are made via the TWC-1000 unit's rear panel {24-wayJconnectors (Figure 1-3, sheet 3), through the rack and other TCR wiring.

Input power (either 120V, 60 Hz,single phase for the N451573-18 01 uni t or 24V de power for the N451573-1802 unit) is applied to t he unit through the POWER connector. (See Figure 3-1.) Power distribution within the unit is shown in Figure 3-2.

The LSTAP's master port is connected to the unit's Jl 250-type connector, and the TWC-1000 receiver input and transmitter outpu~ interconnections are made at the 24-way ·connector, CONN A, as shown in Figure 3-3 .

3.2 CPU PCB SET-UP

Prior to the start of operation, with the POWER switch OFF, and as part of the installation procedures, the six memory_ and three DIP switches on the CPU PCB are to be set to the correct positions, compatible with the TWC-lOOO's used in a system. The memory switches SWl through SW6 should be set in the RAM position. The other three switches and their use are (Figure 3-4):

a. SW7:

b. SW8:

Establishes the TWC-1000 unit's address relative to the LSTAP Genisys unit . The LSTAP can be connected to a maximum of· four (4) TWC-1000 units. The TWC-1000 unit's address is 1, 2, 3 or 4. This assigned address, in binary form, determines the setting o f the SW7 DIP switch.

Establishes the baud rate of the serial data link between the TWC-1000 unit and the LSTAP . The standard Genisys baud rate is 9600 bps. This is selected by positioning the swa DIP switch to binary 6, as shown on Figure 3-4.

3-1

UNION SWITCH & STGNAL

GRY 0 V3 TOV3 0 "" t:::

BLU 10V2 V2 c:: ... RED

BLK

OVTPVT CONNECTIONS (SEE FIG. 3-2.)

POWER CONNECTOR

OVTPUT

GRY

BLU

RED BLK

CONNECTIONS (SEE FIG. 3-2.)

POWER CONNECTOR

OWG NO. 451573. SH. t8A

lQ.VT

TO COMMON

C GREEN

B WHITE

A BLACK

RUN UNDER POWER SUPPlY

'111 :, 0

COM ov.&SIS

·DC 0 +DC .....

:, AC2 c..

AC:1 a;

TWISTED

BLACK

TWISTED

SUPPORT CHANNEL

TOV3

TOV2

TO Vt

TO COMMON

C GREEN

D WHITE

E RED

RUN UNDER PO'NER SUPPLY

AC INPUT (-1801)

BLACK

RED

V3 v, ...

:, V2 c.. ... Vt

:, 0

COM

... .... c:

AC1 3;

'TWISTED

RED

TWISTED

SUPPORT CHANNEL

DC INPUT (·1802)

Figure 3-1. Power Wiring

3·2

I.: 3 2 1

TB

DC I DC ?O'NE R SUPPLY ONLY

Cl w r::

TS

FUSE

ON-OFF SWITCH

FUSE

ON-OFF SWITCH

SM6421·1


c. SW9: Establishes the TWC-1000 unit's type as Stati-0n Transmitter and Receiver, Flyby Transmitter, or Flyby Receiver. This is done by positioning the SW9 DIP switch to binary 0, 1, or 3, r~spectively, as shown in Figure 3-4. Also provided are four settings of SW9, that are used for t&St set ~e±ons only:

1. 08 - Station Transmitter and Receiver 2. 09 - Flyby Transmitter 3. 11 - Flyby Receiver 4. iS - Carrier Transmit Test

In addi~ion to the three DIP switches, the CPU PCB contains eight (8) jumpers, whose positions should be checked at installation. They should be in the following positions for the indicated functional effect:

.nJMPER POSITION FUNCTION EFFECT

Jl B-C Battery Backup Off-Line J2 B-C Internal RTS Off-Line J3 B-C Internal DSR Off-Line J4 A-B Connector 1 Selection RS-232 JS B-C Frame GND-Signal GND Disconnected J6 B-C Frame GND-PCB Common Disconnected J7 B-C Connector 1 Current Loop Passive JS A-B Watchdog Reset Enabled

V3 - +SV .....- CONN

1 2

t-V4 0 INTERFACE ::::, +12V Q. V2:: 2 PCB .... ::::, v,:: -12V '

3 0 POWER co ov 4

CONVERTER CHASSIS0 --OC0

I- +OC0 ::) Q. AC20 3: AC10 +5V - P2 - 4

+12V 3

-12\/ 2 CPU ov 1 PCS -

ov [J P2 RESET

Figure 3-2. Power Distribution

SM6421·1

FFIOU RECEIVE WEIW«:E

IONOVIAATP

CAAOFLE AECEV£A 11:AMIW.S. N<J TIW'l'IC AEUY

AHO TRAFFIC RElAY CONTACTS

r-\©,

'--LINE

CONNECTIONS

TO 'MC LINEAR NII'. IN A Tl'

C.UO:IL.E r-'(!)\

L..

CONN A

CONN

8 t

7

2

:I

,. 19

Z2

z:,


CONN 3

TWC..1000

INTERFACE PCB

CONN

'

_u--

co u c.. >-::s Q.. v, i5

I 1-n 5 7 I 11 t3 15 17 11 22 23 2C 25 28 27 XI 'l:I 35 37 ,2 43 I L_..

SERIAL DATA CONNECTIONS

YASTEl'I PORT J1 - - - -2 TXO -'""' , :I RXO -'

COM -CD ' (.) c.. J a:

0.. w < ....J

5 5 -• -..... ....J 8 (J) 0

....J a: ..... 7 7 -a -,._~ '---

J2

z 0 u 0 _J 19 ,__.

I CONN

CONN A ,

CPU PCB

--- ,.- - _-- CONN

2 NO

CONNECTION.

USED FOR

TEST

-----....... - .....__

Figure 3-3. Line and Serial Data Wiring

3-4

I

SM6421·1

\ .


SVf7 • lWC.1000 UNIT ADDRESS

BINARY [ oo ""031

ADDRESS 8 7 6 5 4 3 2 1

01 02 03

°" swa

00000001 00000010 00000011 00000100

BAUD RATE

BINARY I 00""07] 00- 150 01- 300 02- 600 03-1200

27 21 25 2~ 2i 22 21 2°

~QQ[d~~QQ SW7

8 7 6 S 4 3 2 1

swa

8 7 6 5 4 3 2 1

04 - 2400 0 0 0 0 0 1 t O (USED OS-~ l ,WITH 06-9600 --- '-----....---- LSTAP) 07-2400 ~

SW9 UNIT TYPE BINARY

CO-STATION

01 - FL vsv TRANS.

03 - FLYBY REC.

ACTIVE POSmON PUSM DOWN PUSH DOWN OPEN SIDE / "\ NUMBERED FOR 1 f I ' \ SIOEFOR o

~ t I

t I , I )2 [ ] 3

3 l I• !!i I Is

1 16 t 1, [ )a

8 7 6 5 4 3 2 1

0 0 0 0 0 0 0 0

00000001

0 0 0 0 0 0 1 1

SW9

SEE ~ DETAIL .............. :~BATIERY

A ~ ...... _ .... _~

CJ LED-ON RESET

D PB1

• ADDRESS USED BY LSTAP GENISYS IS SET TO

DETAIL t, 2. 3, OR 4. A

Figure 3-4 . CPU PCB Switch Settings

3-5 SM6421 ·1


Memory ICs are installed on the CPU PCB in sockets IC9 through IC16. These ICs are to be checked to ensure that a 6264 type RAM IC is installed in the IC9 through IC15 sockets, and a 2764 type PROM IC (N451575-0983) 1 containing the appropriate software for the TWC- 1000 unit's application, is installed in the IC16 socket.

The CPU PCB also contains trim potentiometer R7. It is factory set and is not to be adjusted in the field.

3.3 INTERFACE PCB SET-UP

Similar to the CPU PCB, jumpers located on the Interface PCB should also be checked during installation. The Interface PCB contains the following three jumpers (in the center of the PCB), that must be in tne indicated position:

JUMPER POSITION

JMPl A- B JMP2 A-B JMP3 A-B

FUNCTION

Transmit Inhibit Circuit Receiver Inhibit Circuit Receiver AGC Control

The Interface PCB contains 14 trim potentiometers (pots}. Twelve of the trim pots are factory set, and must not be adjusted in the field. The two trim pots that are meant for field adjustments are Rl7 and R58. They are located at the rear of the PCB and can be adjusted without removing any PCBs or parts. The 14 trim pots and their functions are :

Potentiometer

RS R9 RlO R17* R34 RS8 * R65 R69 R71 R78 & R85 R91 & R98 R117

*Field Adjusted

Function

TX Center Frequency Adjustment (9800 Hz} TX Space Frequency Adjustment (9650 Hz) TX Mark Frequency Adjustment (9950 Hz} TX Output Level Adjustment Output Amplifier Balance Adjustment Receiver Input Sensitivity Adjustment Level Detector for Receiver Carrier Detect Level Detector for Receiver Space Data Level Detector for Receiver Mark Data Bandpass Filter Adjust (9950 Hz) Bandpass Filter Adjust (9659 Hz) Bandpass Filter Adjust (9800 Hz)

3-6 SM6421-1


3.4 TESTS ANO ADJUSTMENT

After installation, the following tes~s and adjustment are required to ensure that the TWC-1000 unit is operating correc~ly.

3.4.1 Power Tests

Check that correct electrical power is connected to the unit, and is being distributed within the unit to the unit's PCBs, as follows:

a. Accomplish whatever is necessary to apply electrical power to the TWC- 1000 unit.

b. Connect a multimeter to either the ACl and AC2, or +DC and -DC terminals on the Power Converter within the TWC- 1000 unit, depending upon the type of unit (-1801 or -1802) .

c. Put the Power ON/OFF switch on the front of the TWC-1000 unit in the ON position.

d. Observe that the PWR indicator on the front of the TWC-1000 unit lights, and the multimeter indicates either 115 ± 5.75V ac or 24 ± 1.2V de.

e. Move the multimeter leads to test points TS15(+) and TS4(-) on the CPU PCB (N451657-2701) and observe a measurement of 5.00 ± O. OlV de . If necessary, adjust the pot in the Power Converter to obtain this measurement.

f. Move the multimeter leads to the following other tes-: points, on the CPU PCB and observe the stated measurement:

1. TS2(+) and TS4(-) 12 ± 0.6V de

2. TS3(-) and TS4(+) 12 ± 0.6V de

g . Move the multimeter leads to the following test points on the Interface PCB (N451657-7501) and observe the stated measurement:

1. TP7(+) and TPlO(-) 5.10 ± 0.15 Vdc

2 . TPB(+) and TPlO(-) 12.000 ± 0 . 6 Vdc

3. TP9(-) and TPlO(+) 12.000 ± 0.6 Vdc

3.4.2 Functional Test and System

The TWC-1000 functional test and system adjustment procedure requires a two-car train, an oscilloscope, and a multimeter. Proceed as follows:

3-7 SM6421·1


a. Put the POWER switch to ON, and observe that the PWR LED lights.

b. Position the train as follows:

1. For a Station unit, position the train at the station track circuit's entrance with the first two (2) cars on the platform.

2. For a Flyby unit (transmitter or receiver), position the train approximately 400 ft. from, and on the approach to the bond that is connected to the TWC.

c. Turn pot R58 (Receiver Input Sensitivity adjustment) fully counter-clockwise, and then slowly clockwise until receipt of a good message is indicated on the character display by either a flashing "P" in the 3rd character position from the left, or a 1, 2, 3, 4, 5, display begins to flash.

d. When receipt of a good message is indicated, add two additional clockwise turns to R58, which completes the receiver set-up adjustment.

NOTE

Transmit Output Adjustment potentiometer R17 is factory set for an output level of 12 Vp-p or 4 . 23 vac . This level is sufficient for the AF-800 TWC Amplifier input and can be measured across TWC Amplifier input pins 16 and 18.

e. To adjust the AF-800 TWC Amplifier output level proceed as follows :

1. Put the AF-800 TWC Amplifier PCB on a card extender.

2. Set the rotary switch SW3 on the TWC Amplifier PCB to position 3.

3 . Rotate the TWC Amplifier PCB's trim pot R18 fully counterclockwise, and then slowly rotate it clockwise so that a consistent 1, 2, 3, 4, 5 flashing is es~ablished on the TWC-lOOO's front panel.

4. Add an additional clockwise half-turn (1/2 turn) to Rl8.

NOTE

The preceding procedure is a normal setting for the TWC System. The output signal to the bond is in the range of 50 to 90 volts p-p for a distance of 525 feet .

3-8 SM6421-1

UNION SWITCH & SK;NAL

In some cases, it may require a largei output level to establish good communications. This can be accomplished by setting the AF-800 TWC Am-plifer's SW3 to its highest position along with RI8. This setting normally produces a level of about 125 to 150 Vp-p to the bond.

f. Remove the card extender and reinsert the TWC Amplifier PCB in the card file.

3.9 SM6421-1

UNION SWITCH & SlGNAL.

This page intentionally left blank

3-10 SM6421-1


SECTION IV

FUNCTIONAL DESCRIPTION

4.1 INTRODUCTION

This section describes in greater detail the Train-to-Wayside and Wayside-to-Train messages . Also described are the formats used for Genisys to TWC- 1000 communications. The functional operation o f the TWC-1000 PCB's are also described.

4.2 mAIN·TO-WAYSIOE MESSAGES

The following message formats are transmitted by the train and received by the wayside:

Bit No .

1-3 4-11 12 13-15

1-3 4-11 12 13-24 25 26-37 38 39 40 41 42 43 44 48 49-51

SHORT MESSAGE FORMAT (See Figure 4-1)

Message Prefix Word 1 (Train Destination) Parity, Word 1 Message Suffix

LONG MESSAGE FORMAT (See Figure 4-2) Bit No.

Message Prefix Word 1 (Train Destination) Parity, Word 1 Word 2 (Train Number) Parity, Word 2 Word 3 (Spare) Parity, Word 3 Passenger Station Check Train Ready All Doors Closed Train Berthed Parity, Word 4 Motion Detect 45-47 Train Length Parity, Word 5 Message Suffix

4·1 SM6421·1


4.2.1 Short Message Prefix

The short message prefix configuration (Figure 4-1) is:

MARK-SPACE-MARK

4.2.2 Long Message Prefix

The long message prefix configuration (Figure 4-2) is:

MARK-MARK-MARK

4.2.3 Short and Long Message Suffix

The short and long message suffix configuration (Figures 4-1 and 4-2) is :

MARK-MARK-MARK

4 . 2 . 4 Message Structure

The message is a non-synchronous, return-to-zero, serial code at a bit rate of 100 bps. There is a 100 millisecond pause between successive message transmissions from the trains. The message starts 60ms after the transmitter is keyed . The TWC carrier frequency is 9800 Hz.

A frequency of 9950 Hz is interpreted as a MARK . A frequency of 9650 Hz is interpreted as a SPACE . Parity is odd.

4.3 WA YSIOE-TO. TRAIN MESSAGES

The same message structure described in paragraph 4.2 . 4 for Train-to-Wayside messages is used for Wayside-to Train messages. The following format is used for transmissions to the train (Figure 4-3):

Bit No .

1-3 4-11 12 13-24 25 26-37 38 39 40 41-42 43 44-47 48 49-51

LONG .MESSAGE FORMAT

Message Prefix Word 1 (Train Destination) Parity, Word 1 Word 2 (Train Number) Parity,Word 2 Word 3 (Spare) Parity, Word 3 Passenger Station Check ATS Acceleration Word 4 (Spare) Parity, Word 4 Word 5 (ATS Speed Limit ) Parity, Word 5 Message Suffix

4-2 SM6421·1

-~-.


FSK DATA

CARRIER DETECT

I v

wx c, .:;:: < <;.J (/)-

Ill c:: ~

RECEIVE __fl__fl MARK

RECEIVE SPACE

I -z~ ii o-ct~ .... 0 .... <( c.. 3: ~ ...

U)

~

230 MS

wx c, -< tt: (/)::::., (/) (/)

~

Figure 4-1 TWC Receive, Short Messages

MARK CARRIER SPACE

~1

The prefix bit configuration for the wayside transmitted long message is identical to the long received message (paragraph 4.2.2). Each bit is lO~s. The total long message is 590ms .

4.4 INTERFACE PCB

The Interface PCB (Figure 4-4) provides the CPU PCB with a physical interface to the line inputs (receive inputs from the rails via the bond) and outputs (transmit outputs to the Linear Amplifier), as well as to the alphanumeric display on the Display PCB. The Interface PCB also provides the seven (7) discrete LEDs for front panel display.

Connection to the CPU PCB is through the SO-conductor ribbon cable attached to CONN 3, which is secured to the left side of the Interfa=e PCB . Connection to the line inputs and outputs is throug~ CONN 1, which is mounted on the rear center of the Interface PCB. CONN 1 is inserted into CONN A, which is mounted on the rear panel of the TWC-1000 unit.

All data is transferred, under CPU control, between the Peripheral Interface Logic, CPU, and Display PCB via the 8-bit Data Bus (DOD7). Addressing is handled by the 6-bit Address Bus (AO-AS), and control by the Interrupt Request (IR), System Clock (E), Read/Write (R/W), Select Peripheral Logic (SELS), and Select Display (SEL4) control lines. The Interface PCB schematic is shown in Figure 4-5.

SM6421·1

MESS. SUFFIX

IO

0 a:

~

C")

0 a: 0 3

N

0 a: 0 3

0 a: 0 3:

MESS. PREFIX

~< (/) ,... u.<

0

MESSAGE SUFFIX

WORDS

WORD4

WORD3

WORD2 TRAIN NUMBER

PARITY

WORD1 TRAIN DESTINATION

MESSAGE PREFIX


a:1-w0 -w 0:1-cr:w ~o

LIJ w >0 -< wa.. ~(/) a:

Figure 4-2. TWC Receive, Long Message

4.4 SM6421-1

MESSAGE SUFFIX

.... 0

i ... ~ o~

.., 0 a:

i

"' 0 er

£

0 a:

~

MESSAGE PREFIX


WORD2 TRAIN NUMBER

WOROt TRAIN DESTINATION

MESSAGE PREFIX

Figure 4-3.

a: w . ... o :Z:w wcr u ...

!:: :::f IJ>W Z(.) << a: ~ ... (/)

TWC Transmit, Long Message

4-5 SM6421·1


As shown on Figure 4-4, the Interface PCB contains three groups of circuits. ·

4.4.1 Receiver Circuits

The Receiver Circuits consist of a receiver (tuned to detect frequencies between 9650 and 995C1ffz) and three narrow tuned filters. The filters pass 9650, 9800, and 9950Hz signals, respectively. They detect and filter these frequencies and thereby produce positive Space, Carrier Detect, and Mark signals as they are received. The signals light the appropriate front panel REC LED as each is produced. These signals a..t:e applied to the Peripheral Interface Logic, that is under CPU control.

4.4.2 Peripheral Interface Logic

The Peripheral Interface Logic is under control of the CPU. It receives the Carrier, Mark, and Space inputs serially, converts them to parallel format, and transfers the data, under CPU control to the CPU. When data is to be sent to the train, the CPU forwards data to the Peripheral Interface Logic in parallel format. This data is converted to serial short or long message format and sent over the TX SPACE, TX CENTER FREQ., and TX MZRK lines to the Transmitter Circuits. These lines cause the associated front panel discrete XMIT LED to light when the signal is produced.

4.4.3 Transmit Circuits

The Transmit Circuits, that receive the TX SPACE, TX CENTER FREQ., and TX MARK inputs from the Peripheral Interface Logic, uses them to turn on and FSK modulate the 9800 Hz carrier signal . It sends the transmitted signal to the Linear Amplifier for forwarding to the train, via the bond and track rails.

Data is transferred under CPU control between the Interface Peripheral Logic, CPU PCB, and Display PCB via the 8-bit Data Bus (DO-D7). Addressing is handled by the 6-bit Address Bus {AO-AS), and control by the Interrupt Request {IR), System Clock (E), and Select Display (SEL4), and Select Peripheral Logic (SELS) control lines.

4.5 CPU PCB

The CPU PCB (Figure 4-6) makes logical decisions based on preprogrammed instructions that are stored in the EPROM installed in the IC16 socket. The program, based on the type of unit, (Station Receiver and Transmitter, Flyby Receiver, or Flyby Transmitter), as selected through DIP switch SW9 (paragraph 3.2) controls the following:

a. Receipt and verification of Train-to-Wayside messages.

b. Conversion and transmission of Train-to-Wayside data to the LSTAP at the selected baud rate (SWS) and in conformance with the Genisys serial data protocol .

4-6


c. Receipt anq verification of data received from the STAP, which is received at the selected baud rate and in conformance with the Genisys serial data protocol.

d. Conversion of STAP data into the Wayside-to-Train format.

e. Transmission of Wayside-to-Train messages to and through the Interface PCB.

The processing, as controlled by the application program, is accomplished primarily by the following (Figure 4-7}:

a. Microprocessor ICl

b. PROM and RAM Memory IC9 through IC16

c. Communication Interfaces IC27, IC28, and IC29

d. Programmable Timers IC23 and IC24

e. CPU Watchdog Circuit IC26 and OSCl

f. Programmable DIP switches SW7-IC20, SW8-IC21, and SW9-IC22

g. Jumpers Jl-JB

4 . 5.1 Microprocessor

The microprocessor component of the CPU PCB is a Motorola 68A09 8/ 16 bit device operating with a 1.5 MHz clock. It is installed in socket ICl.

4.5.2 Memory

The CPU PCB uses EPROM (erasable programmable read only memory) and RAM (random access memory) memory res. The EPROM res are type 2764 and have a capacity of 8 X 8K bytes . These devices are preprogrammed for each application. The RAM res are type 4364 and have a capacity of 8 X SK bytes. These devices serve as read/write memory for run-time storage .

4.5.3 Communication Interfaces

Three 6551 ACIAs (asynchronous communication interface adapters) are provided on the CPU PCB. The ACIAs in sockets IC28 and IC29 enable communication with external devices, while the ACIA in socket IC27 is not used. Each of these devices interrupts the processor on the IRQ line.

4.5.4 Programmable Timers

Two 6840 programmable timers are provided on the CPU PCB. These devices are installed in sockets IC24 and IC25. Each contains three independent timers . These timers may interrupt the processor on the FIRQ line and primarily provide the timebase for application logic. The device in socket IC25 provides a timer output for use by the CPU watchdog circuit.

4-7 SM6421-1

UNION swnat &...SlGtU.l.

4.5.5 Watchdog Circuit

The CPU watchdog circuit primarily consists of a free running counter IC26 (operating at 1.8 MHz) that is periodically reset by an output from programmable timer IC25. A single output from this counter is gated {IC48-5) with the onboard reset switch (PBl). Either input to the gate going low forces the board reset line to be taken low .

The application logic is responsible for the control of the timer output that resets the counter. rn the event that the logic fails to control the timer, er the tjmer output fails to reset the counter, the triggering of the watchdog circuit will force the application logic to attempt initialization.

4.5.6 Programmable DIP Switches

DIP switches SW7-IC20, SW8-IC21, and SW9-IC22 select operating parameters and characteristics as determined by the application (Paragraph 3.2). DIP switches SWl through SW6 select whether or not battery back-up is supplied to the memory devices in IClO through IC16. Unless dictated by application, these switches must be placed in the EPROM position. Under no circumstances should a switch be placed in the RAM position while an EPROM is installed in the associated memory socket.

4 . 5.7 Jumpers

There are eight (8) 2-position jumpers Jl through J8 on the CPU PCB, that select various hardware configurations. Refer to paragraph 3.2 for the standard positions of these jumpers.

4.6 OlSPLAY PCB

The Display PCB (Figure 4-8) is inserted into CONN 4 of the Interface PCB. Through this connection, the CPU PCB, via the Interface PCB (Figure 4-4) and using the 8-bit Data Bus, 6-bit Address Bus, and the System Clock (E), Read/Write (R/W), and Select Display (SEL 4) control lines, controls the 16 character front panel display (Figure 4-9) . During TWC-1000 operation, several displays are possible that are based on DIP switch settings:

a. Positions 1 through 7 display the selected type: STATION (Station Receiver and Transmitter), FLYXMT (Flyby Transmitter), FLYREC (Flyby Receiver).

b . Positions 9 and 10 display the selected unit address: 01, 02, 03 or 04.

c. Positions 11 through 15 display data associated with the messages received.

4.6.1 Station Unit Received Message Display

As messages are received from the train, certain information is

,4.8 SM6421·1

\


displayed, depending upon the message type. When a Short Message is received, a "P" ii displayed in position 14, when the message fulfills the parity evaluation .

When a Long Message is received, if the message fulfills the Word and parity evaluation, a number is displayed for each word as follows :

a . Word 1 displays a "1" in position 11.

b. Word 2 displays a "2" in posit.ion 12.

c. Word 3 displays a "3" in position 13.

d. Word 4 displays a .. 4" in position 14 .

e . Word 5 displays a •• 5 It in position 15.

4 . 6.2 Flyby Transmitter Display

A short message being transmitted by a Flyby Transmitter displays ATS Speed information in the form of a "1" in location 13 and /or a "2" in location 14, if those particular bits are being transmitted .

4.6 . 3 Flyby Receiver Display

A short message received by a Flyby Receiver results in the same display as when received by a Station unit. If the message fulfills the parity evaluation a "P" is displayed in l ocation 14.

4.6.4 Genisys Control Message Display

Each Genisys control message is evaluated for validity and parity . Upon successful evaluation, a "P" for parity is displayed in pos~tion 16 on a station receiver and transmitter unit .

4.6.5 Display PCB Construction

The Display PCB (Figure 4-8) consists primarily of two character generator type 7243B ICs {ICl and IC2), and eight dual-character display units (DISPl through DISP8) . Connected simultaneously t o both character generate ~ res from the Interface PCB are six Data Bus lines (DO through DS), four Address Bus lines (AO through A3) and the System Clock (E), Read/Write (R/W), and Select Display {SEL 4) control lines . Through these lines, the CPU controls the 16-character display {See Figure 4-9). The character generators , under CPU control can cause each character display unit to display any of the 64 characters shown in Table 4-1.

SM6421-1

IXSPUY Q4AA.

~-,u·····: • I

j_l

r-11 ... ·,:-: ... ---.·.-: i-/J! JJ: f·r·:.-::"; ' . . . :, : :I, I

f~l , I 1' !..LJ: ' . I I

f-c-......... .:1 ' I I '

~-l r-c·---------~ I I . . I l

[;1 rcJ J 7: r--1··-·---"~ ' . :_,_: . . I •

r;=r t·,:71 v \t ... -.. -:.:---:--~ u [ :, ! :, ___ I

(7\A ~ /: fttl 1 V: rr,~-r 1LJ: ·--·---·

00

01

02

03

04

05

06

07

08

09

OA

08

oc

OD

OE

OF


:rable 4-1. Character Table

f/i: :1-: . . ~--n·----.----: I I

Ll/1 rrr: :j\: ~ ·r·---------: ' . I •

: /: I •

;"•"y··-·.--·"'; I I I I

: I : • I I I

r,-------, ·u: I I I I

rr-·71 i// l r,----·"!1 !//\/ j :.-.----------~ : \/: i/\ j ~---... • .. • .. • ... ·--!

: \/: : I : • I I •

~-... · ... ---.. ·.--~ ~ -/: :/ : ·-· ~-.---... -.. ---.~

. : '

·-- I ·---. ---·

10

11

12

13

14

15

16

17

18

19

1A

18

1C

10

1E

1F

4·10

. . r-·cr r,J! r93----------·-1 I • I I

r-%·-·:11 I I

'/ . I ' I I

~--··r,···-----; I I I I

id! r---,-----1 : : ! : ~·--.. -.-......... _~ ' /l : \ : ' . t,-----1 i I ~ t"\11'1 171,1 ·-·----..1 r·1c! ~--·-·-·-· .. ·-~ I •

I I O I O :; : o I ~--·.-...... _ ... _~ I O

' . . . ·--· . , . . I O

~--·---·-· ...... : I '

I .:

f ... •:.z/rz..:-~

' ' ' . :/ : ' . ' . · ......... .

20

21

22

23

24

25

26

27

28

29

2A

28

2C

20

2E

2F

CODE

30

31

32

33

34

35

36

37

38

39

3A

38

3C

30

3E

3F

SM6421 ·1

~-· I

CO NN A

1wc-100 u",r

IIITEJIFACI: PC8

CONN REC. ,, 1 IN 9800

FROM { RAJ LS

~6

~7 ~ 2 ~!( 3

~ REC. IN RECEIVER +f.160 HZ

CPU PCB

CONN A

COM.

11 11 11 11 11

~ ),_

+J<1s 11

. ~13

--l I ~5

~ ~g

~ 11

I 1P11

I I I ,_ i RCV

·1 J XMIT

corm 3 00

: I 01 , I

02 ' ,

03 I

' 1 04 ~13

~15 ' I 05 ?roe

~17

~ 19 , I 07

I

~35 i ~22 ~23

~24

~25

~26

-~27 ~30

~33

-~37

~42

~ '3

L 1

" J .... AO ' f

' I At I , I A2 ,

Al ' , I M ' ,

AS • I

'1 E -

' I R/ W , , mrr ~I sa, ' I seis

. .,..

TP29'(_

__..,

L_.

00-07

iii

AO-AS

96.,0 HZ.. FILTER

9800 HZ FILTER

9!!50 HZ FILTER

DATA BUS.

AOORESS BUS

~

. 9 ~1':E -

LEOS

9 CARR PSIIPHERAL

OEr _ INTERFACE

I LOGIC

9 REC. · U AOK -.....

LEDS

, II- ... '" ,,. . ... "'" ....

LED2

9 TX SPAC~

...

LEO\

CONN 1

CONN A

UNION SWITCH & S IGNAL

9 ~RR~

lRANSMrnER ~ 18~ p ¢ }TWC j g (!;( I LINEA/!

LE03

C? ~ARK~

AO·A3

I

I

I I,

u

CONN • 00

01 I' 02 ~

00-05 " 03

~ 04

05 e I'

+sv__... ~ ~

....c- K I,

- c I' c

. ~ E -,..

R/W ~ i'

SEL4 t '

J

22~]1 t.r AMP 23

~

K~ l fyM w Hf+--

p ~ Rf, AT° 8 fycw o~ E f-f~ H tjJ fyT f+U ~

I

s~

DISPLAY' PCB

Figure 4-4. I nterface PCB Bloc k Di agram SM6421 - 1, 4 - 11/4-1 2


GJ

.~!:'"---,---- 11:-·---.

-~ ~~·~ _ '""I j tct•l-~:-.::

~• ,,,_,--J_li ~ICl~ .t:Cl4

..... ..... ..... - - - - - -9650 "''~TIER --: .. - - - - - ,_ )-- ..: ..... - - -, r!-'w~__JI r - - - .:: r===_~~ ill ~·- I

•·'>---"----IH+-++1 ~~I "' Eg: ~ L - - - - - - - -~ ... - ,;;- - - 1 ''."· I -::::· : :: .-. :: l I:::: - - - -

r-:d"::.. tD·lli"~ :. -1:. ~~;:. ~·: -::. . ~f-----• .;,~">---,1~· "'r~ . ·,.,.: I - " •• - .- " . - _- ' ·- ·~. . ,_ :: -- r r·--!!:,'.:,'.:..--,------ ,;.· '" .·- . , - -ll] • _,,,. ~ • ___ ___ I ! ;, 3 I , ... /

I •• - . . ~ I ... - J • ·- ~ j i

~-.;.:_,; t

I

- 11·-1~1 • N'.::' I ""l/"~L..!l!_~.:!, ~ ~

la~]~~ "i:::::·- v--Lal:--...__ . ~.fm,;::J ~ f~-· r~

H• +

... l ·-~---z ;~. - .\ .L F"' ~ ,7,. ji;-,

XH[T

~i

REC

-~·--------' ' - .. :: """"'"" .,. - '"1 n,c - --------------n----l' ~ _.,... I - ~ - ~ .. -: I ,.; -... -- •• ~ f-- • · -~ .. m - • •,: •,: e! ::;: E}

, +io+-,,;,:-c!.. ·· - .. - - > f:z . ,._ · . _ . _ - I . . . -,£.. :,.»-,:: ,... 1 - •• ....... _[ ' .- - ' - ' - ' - .- ' • ' - ~~~ .,. -· - ,. - - - ' '''"'- - - c, "" r-----i + n· -. -, .:;;. ___ . . "---'=• - - - '11 ·1 ~-<*'--------,

... ~1 • I ~ "" ... , - ii. - "'"ri + • - - -;.,,- ~ t 9" -- + -- - - - - - - - - - - - - - - L - - - -"~ - - - - - - - - -, + .. ' . -5 I ' I - ;_

[ •• _.;;,.._~--------, '' I i I I - -c===:·· .... :;:. ' ' I I I l I

- I ---· - --- ,"';"'( ' -- / Q - .... [~ L - - • - - - ""~~ _,. -- ,J1L.l .. .!1,L,f,+"r"r' , ~.-1 c· 1 ~ = L EJ ~- • ·;,. l3iJ • 1 I r 1 1 ,. I .. ~. I . "'.; I " N'.;., -; _, ' - ~, .. ' - ' - -- ' ' - - ' - ' - - - ----",__,_ ~ ' '

-.:: ~,· -::::- .----'-'· ,- ·,r ..--J;t=J"'-- ","d 'i:~I~ ,~ ,·,co , J---~~)I ~I ,!.:,----"lfl ·- [ - - ' ~ m I - j_ ,..,-, ' :., ","-;:.,-- ,: '"1 ~ • 1'°""'" ~ ~ • .,__ 1 .....----------~~-;:rllj;:' • + j::_______J _ = -b ( . 5Z<j >' -' I ' • i " " ' • . . .,.,, I I I •7.1

I '~.,. ~ ' "" ~---.. - · 'l ~ -~ . ' ~ '"" "' ''"" -~- ~ -""·

DWG. NO. N.451657, SH. iSC, REV. 2

Figure 4-5. Interface PCB Schematic Diagram

SM6421-1, 4---13/4---14

00 ,_ 01 - [l2

-03 OATA BJ.IS

MICHOPROCSSS-OR - -- • 00-01 O·l

. ... IC1

- - -·-[l5"

-06 ,...__ IJT

1---

RJW E "' "' ~ ' ~ A Aol A1 I "21 A3 J M J AS\ As] A7 J As IM JA1o!A11 IA12JA1JJA141Ais1

\

I ----,

p R

_c>lo IT~' RESET

RESET I. CIRCUIT I"

i RESET I WATCHDOG I CIRCUIT

~

ADDRESS BUS AO-A1 5 ;;.

AMS EL -2, -4 , ~- -'a. · - ·· - ··- -A. -9 , ·C, ·E [

SELeCT GENERATOR APSEL 0 - 7

SELECT I eus

IC6 &

I IC7 A MSEL-400

R/W . E

" ~ CONTROL

HIILT BUS

NM \

IRO - ~

FIRO ' .,.._

RESET -~ . ~

I 1 -

UNIU!i .) ~111 ...... I ... , -.JI \...L H , • L

r nciM hNOnAM MEMORY IC9-IC16

' 1, •• HALT

_/_

~

~

OATA BUS

' /\OD RESS BUS

~

' SELECT 9VS

II-CONTROL BUS

@

0

@

©

TO SHEET

E' igure 4-6 . CPU PCB Bl ock Oiagz:: am (Sheet 1 of 21

511642 1-1 , 4-1 5/ 4- lG

L

~

~ c, {' '""~ cl 8

B ADDRESS BUS SHfET C SHECTBUS APSEl. 2 APSEL 2 APS;L 2,

D ...f_Q.N_TROL BUS

UNION SWITCH & SIGN AL

~ l=RS. Ml) AMPS

cati I J1 (EIA ANO CURRENT LOOP)

-r) 13 )I I ) 13 ) NO

(OC\,OC2,

I I Q4, IC46)

7 TZ) )12)} I j) 15 ) J J ) 15 ) CONNECTION

[ I ') 16 >I-~ 16 ) {NG)

I I I I LSTAP GEl'IISYS

-llli-at

AO,Al,M SERIAL

APSEL DATA ________.,. UNK 5 E-,-- MOCO

CONTROllER PCB

~ I l l TXO : : ~ {MASTER POAT)

) 2 )I I ) 2 ) ( t E-- MXT!l

~ llXO l> 3 )I I ) 3 ) ( 4 f-- MRXO

RTS 4 >I I ) 4 >} 1----~CT..c..S..q 5 )I I) 5 ~ 6 E---, MCTS

JRa CIRCUIT 1 (IC28, IC45)

1)0-07

AO,A1, AS

APSEL SERIAL OATA LINK

ClnCUIT2

~ (IC29, le«)

1----o_s_R~I 6 ): : ) 6 ) (NC) 7 (-- MOSR

1----occ...c....o.,,.I a )I I) a > u (-- +12V .--..---y 7 )' 1 ) 7 J (-- MCOM

A CONN I 19E-,-- GND J5 8 2

7 TXO J2 (EIA 0/ll YJ --=-y 2 >1 I ) 2

1---___.;..IIXc__O -B> 3 >r---~ 3

,..._ __ RT_S__._. 4 )l-..-,4 4 .

'-----'C"-TS__.... 5 ) I . I ) 5

'-------'-DS~R~I) 5 >!-~ 6 l------1o--'C_OM"-"M'I 7 >' I , 7 A I l 7

I I I

USEO FOR TEST

IA~ j5 B 'I j I

....._._. ___ u -----< -=- I I I

-1n2V t1il'N RESET OCO ~~ 8

~ ~1~ ~ ~ SPlARE +SV ~ S S ~ S i SPARE n

~ 1111 J 111 [ l 111 L [ E L ~ u~ ~ ~ l !7 06 os 04 03 02 01 DO le 'v ca_.:iN T'Z T4 · T; T9 ;10, T28 T2S 4 m·

6 r22

5 4 T21 820 l f' a

1na 815 814 811 89 87 BS BJ T1 J, COANN

T~T~T~T~T7T7T7T7T7T7T~T7T7T~T~T~T7T7T7T7T~T~T~T~T~ INTERFACE PCB CONN 3

------

Figu;ce 4-6. CPU PCB Slack. Diagram (Sheet 2 of 2)

SM6421-1, 4-17 / 4- 18

I 1,, ~

l

~ '1 g

!

l

'l .

·t:r~· ·f:

~

, ' ~ -, . ··~

·--·--··· --··--· ···- · ····-

0

{ti r H,~ID A

n ,'---~'. __ ,. ··-·· ·

'" --#,,- - I

,n

~t-i 1;, l

~ ·1~

I f--1-•• , . ---,! .= ,---,:..?>--~ ~

! :· ' - I . - ; !- '

. --··---~-·--- ------ - --

I I

i ! a ' ' f

~

- : -i I -

I 2 i

I I

j J' i i

'I ! -

-j' ..

> ! w • a: = r ' B p 9 • • i :r i • (/)

~ j ..: ; ~ :2

;;; 2 ci :z

·-· --·-- "···· ... .. . _ rj ~ 0

t ' I

<,-

~ "' I

" ... t,, ' "' "" _,., N 0 I

"' u ·rl .µ ~

Ill I E ;::: QI

~ ... u "' ln :::.: tr

Cll u Cl,

. :::, Cl,

U-"'

• "-' " 0 I '"('") QJ .µ "QJ

&1! ·rl<I) c,.-

1~ !

' -~.~ L

---- t>

~

:,: w a:

I 8 al :i

"' ' I ~-

"' z 0 z ('} 5' 0

llt~

J 1 i

. -

Ol u 0.,

ti 0., U-

j "' ' •'!-< t-- D 'I

""'""

·-=

i.:J. ..

g,1

~

/;, I

r~' T<1t<' l U

- · ·---· OWG.1<0. ,us!S57. SH. d IA. REV. OA

l;11H .. 11~ ...J •,l 1......., , 1 ,:. .::,jyl1 J'4 L

··"f'·n,·n·,

;i ;i;!JJ " ' ~~ ~:1~, *' ' ~~ ~~~~

" .,,.,_ ... IJil L _ __:_ __ +J+:2i_ ~ l __ =_:_J ~ ...

---c I

~-·~. < ~1 'tlW '' ·tl~

~ )

n, '-"'....;)

·• -,n, JL · .,

O'$ ...... j

~~

~

...,__,~ ~

-~·-r::: t::

p Figure 4-8. Display !?CB Sche matic Diagram


DISPLAY LOCATIONS

SHORT MSG

p

, 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

§·tR0:ij]ff@~1llf!;4fp_'_~_._~_._•_:_·_u_,_,_._:_:_:_·_._'._1_i_i_i_i_._J_l_i_!_i_1_._,_;_·_._._;_.i_l_l_i_l,l_i,[_!_._.:_;,

1

_._)_1_·_·,;_;_~-f~1!f1~l~:8./

··:,·:: :-·-~· . . . . . . :.:-:·.·=·:· :.:_.;:'.;._-:;._;;'.·:·::::'.::::.::(;:/." ··:-·

UN£T TYPE

STATION- STATION REC. AND TRANS.

FL YX MT - FLYBY TRANS Ml nE R

FL YREC - FLYBY RECEIVER

~ ~ \.... ___ ---~ \..____ _ _) --y-- y -y-

UNIT ADDR.

1·01

2-02

3-03 4.04

LONG MESSAGE DATA FROMTUIN

GEHISYS DATA

OK

1111!1/ii1111ir,11a111111, UNrT

ADDR.

"--y--) UIR'

ADDA.

ATS SPEED

y SIIIRT MSC.

PARITY OK

Figure 4-9 . 16- Bit Character Display

4-29

y-GENISYS

DATA DI{

y CiDISYS

DATA OK

SM6421·1


SECTION V

FIELD MAINTENANCE AND TROUBLESHOOTING

5.1 GENERAL

Field. maintenance and troubleshooting of the TWC-1000 unit, which also includes preventive (scheduled) maintenance is accompli s hed as part of the s t ation processor subsystem of the automatic train control system . For Station Processor Subsystem, refer to Chapter 5 of Service Manual 6415 . When a TWC-1000 unit is identified as being faulty, the TWC-1000 unit is re~oved, and a known operational unit is installed to retur n the subsystem to normal operation.

5.2 CORRECTIVE MAINTENANCE

Repair of the TWC- 1000 unit as part of the Station Processsor Subsystem in a Train Control Room, is restricted to unit replacement . To replace a TWC-10 0 0 unit proceed as follows:

a. At the rear of the TWC- 1000 unit, remov e the cables connected to the POWER connector, connector J2, and connector A (Figure 1-3, sheet 3} .

b. At the front panel (Figure 1-1), rel ease the fou r fasteners (two on each side) that secure the TWC unit to the rack .

c . Pull out the TWC unit and remove it from its cover, that stays in the rack .

d. Insert the replacement unit into the cover, and by means of the four fasteners removed in step b, secure the unit to the rack .

e. At the rear of the TWC-1000 unit, connect the appropriate cables to the POWER, J2, anmd connector A (Figure 1-3, sheet 3).

•

UNION SWITCH & SlGNA\.

SECTION VI

PARTS LIST

9ecause the TWC-1000 unit is replaced as a comple~e unit in the field, no parts breakdown is provided in tj:s field maintenance manual. Fo= detail parts identification, refe~ ~c t.b.e TWC-1000, Shop Maintenance Manual, Service Manual ~42L-2 •

TRAIN-TO-WAYSIDE COMMUNICATION TWC-1000 · 2015. 6. 8. · SERVlCE MANUAL 6421-1 JULY 1991 Field...

Documents

Transcript of TRAIN-TO-WAYSIDE COMMUNICATION TWC-1000 · 2015. 6. 8. · SERVlCE MANUAL 6421-1 JULY 1991 Field...