Today Modeling, Design, and Optimizationese370/fall2019/handouts/lec... · 2019. 10. 21. · Pass...

1

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 20: October 21, 2019 Pass Transistor Logic, Pt2

Penn ESE 370 Fall 2019 - Khanna

Today

!  Pass Transistor Circuit "  Cdiff>0 "  Output levels "  Cascading

"  Series pass transistors? "  Delay

!  Start on Distributed RC "  Analyzing delay for pass-tr designs

2 Penn ESE 370 Fall 2019 - Khanna

Previously: Two XOR Gates


Cascaded Pass Gates


Delay A=1, B=0, Cdiff=0?

!  What’s the equivalent RC circuit?


2C0

2C0

Delay A=1, B=1, Cdiff=0?

!  What’s the equivalent RC circuit? "  What are we ignoring?


2C0 2C0

2C0

2

Cdiff>0


Contact/Diffusion Capacitance

!  Cj – diffusion depletion !  Cjsw – sidewall capacitance !  LS – length of diffusion

8

€

Cdiff = C jLSW +C jsw 2LS +W( )

LS

Cdiff ≈WCdiff 0 =W ⋅γC0

Cdiff 0 ≈ γC0Define:


First Order Model

!  Switch "  Loads all terminals capacitively

"  Draw no steady-state current for a CMOS gate "  Does not impact steady-state output voltage "  Impacts Settling time/Delay

"  Has finite drive strength "  Could form voltage divider with resistive load "  Impacts Settling time/Delay

9 Penn ESE370 Fall2019 – Khanna

C0R0

Cdiff0

Cdiff0

First Order Delay

!  R0 = Resistance of minimum size NMOS device !  C0 = gate capacitance of minimum size NMOS

device !  Cdiff0 = diffusion capacitance on minimum size

NMOS "  Cdiff0 =γC0

!  Rdrive = R0/W !  Cg = WC0

!  Cdiff = WCdiff0

Penn ESE 370 Fall 2019 - Khanna 10

Inverter Delay

!  Delay driving another (min size) inverter? "  Include Cdiff=γCg=WγC0

11

W=1


Delay A=1, B=1, Cdiff=γC0? (W=1)


2C0

3

13

!  What’s the equivalent RC circuit?


Delay A=1, B=1, Cdiff=γC0? (W=1)

2C0+3Cdiff0 2C0+2Cdiff0

2C0

Bonus

!  What does this do?

14

A

B


A B Y

0 0

0 1

1 0

1 1

Bonus

!  What does this do?

15

A

B

More examples in the text Penn ESE 370 Fall 2019 - Khanna

A B Y

0 0 0

0 1 0

1 0 0

1 1 1

Cascading Pass Transistors


Chain without Inverters

!  What if we did this?


/a

a

!  Extract key path

18

Chain without Inverters


/a

a

4

Focus on Pass Transistor

!  Vgs? !  Operation mode? !  Current flow?


Preclass: t=0 (after Vin transition 1#0)


Preclass: t=∞ (after Vin transition 1#0)


Voltage of Chain

!  What is voltage at output?


How compare

!  Compare


DC Analysis – chain of 3 vs length of 3


5

DC Analysis – chain of 6


Conclude

!  Can chain any number of pass transistors and only drop a single Vth

26

…


Transient


Transient: Zoomed Closeup


Capacitance

!  What is output capacitance per stage? "  I.e. What is the capacitance at output y?


/a

a

Delay Setup

!  What does RC circuit look like?


/a

a

6

Pass TR Tree

!  What if we did this?


/c

/c

c /x

x

/z

z /a

a

/d

d

Path

!  What’s different about this?


/c

/c

c /x

x

/z

z /a

a

/d

d

Gate Cascade?

!  What are the voltages?


Conclude

!  Cannot cascade degraded inputs into gates.


Distributed RC (setup)


What is response?


7

What is response?


What is response?


SPICE Response


1 2 3 4 5 6 7 8 9 10 (ns)

SPICE Response


1 2 3 4 5 6 7 8 9 10 (ns)

Intuition

!  Look at series of R’s on path "  Must move Q=V(ΣC) across each R


Elmore Delay: Distributed RC network

!  The delay from source s to node i "  N = number of nodes in circuit


8



43

Rik = Rj∑ ⇒ (Rj ∈ [path(s→ i)∩ path(s→ k)])


τ Di = CkRikk=1

N

∑



!  Ex.

44



τ Di = CkRikk=1

N

∑

τ Di ?




τ Di = CkRikk=1

N

∑

τ Di =C1(R1)+C2 (R1)+C3(R1 + R3)+C4 (R1 + R3)+Ci (R1 + R3 + Ri )


Elmore Delay: Practice


46



τ Di = CkRikk=1

N

∑

Idea

!  There are other circuit disciplines !  Can use pass transistors for logic

"  Even chains of pass transistors "  Mostly gives area win, sometimes gives delay win

"  Will talk more about delay on Monday

!  Do not cascade as easily as CMOS !  Additional diffusion capacitance leads to distributed

RC networks "  More next lecture


Logic Types

!  CMOS Gates "  Dual pull-down and pull-up networks, only one enabled at a time "  Performance of gate is strong function of the fanin of gate

"  Techniques to improve performance include sizing, input reordering, and buffering (staging)

!  Ratioed Gates "  Have active pull-down (-up) network connected to load device "  Reduced gate complexity at expense of static power asymmetric transfer

function "  Techniques to improve performance include sizing to improve noise margins and reduce

static power

!  Pass Gates "  Implement logic gate as switch network for reduced area and load

capacitance "  Long cascades of switches result in quadratic increase in delay "  Also suffer from reduced noise margins (VT drop)

"  Use level-restoring buffers to improve noise margins

!  Dynamic logic … coming up soon 48 Penn ESE 370 Fall 2019 – Khanna

9

Admin

!  Project "  Due Friday "  Use Piazza and office hours

"  Extra Tania office hours T 2-4pm

"  Should be working hard on project "  Not enough to know what to do. You have to actually do it.

"  Rewarding experience and worth the time once you get it "  Design takes time


Today Modeling, Design, and Optimizationese370/fall2019/handouts/lec... · 2019. 10. 21. · Pass...

Documents

Transcript of Today Modeling, Design, and Optimizationese370/fall2019/handouts/lec... · 2019. 10. 21. · Pass...