Tmr Controllers
2
Triple Controllers (TMR) The TMR contr ol architecture contains three controllers, three IONets, and singular or fanned TMR I/O Modules. The TMR contro l architecture reliability/availability is much better than the dual controller due to increased fault detection capability. In addition to all of the dual redundant features, the TMR controller provides three independent outputs to all TMR I/O modules and the state variables between controllers are voted rather than ammed. In a TMR control system all three controllers receive inputs from the I/O modules on all networ!s and transmit outputs on their respective IONet continuously. If a controller or networ! component fails, the system does not re"uire fault detection or fail over time to continue operating. #ll controllers transmit their copy of the state variables after the output pac!et has been transmitted. $ach controller ta!es the three sets of state variables and votes the data to get the values for the ne%t run cycle.
Transcript of Tmr Controllers
7/25/2019 Tmr Controllers
http://slidepdf.com/reader/full/tmr-controllers 1/1
Triple Controllers (TMR)
The TMR controlarchitecture contains
three controllers, threeIONets, and singular or
fanned TMR I/OModules.
The TMR controlarchitecture
reliability/availability ismuch better than thedual controller due to
increased faultdetection capability. Inaddition to all of the
dual redundant
features, the TMRcontroller provides threeindependent outputs toall TMR I/O modules and
the state variablesbetween controllers are
voted rather than ammed.
In a TMR control systemall three controllers
receive inputs from theI/O modules on all
networ!s and transmitoutputs on theirrespective IONetcontinuously. If a
controller or networ!component fails, the
system does not re"uirefault detection or failover time to continue
operating.
#ll controllers transmittheir copy of the state
variables after theoutput pac!et has been
transmitted. $achcontroller ta!es the
three sets of statevariables and votes thedata to get the valuesfor the ne%t run cycle.
