THANGJAM105/MAPLD1 EFFICIENT FPGA IMPLEMENTATION OF PWM CORE.

THANGJAM 105/MAPLD 1

EFFICIENT FPGA IMPLEMENTATION OF PWM

CORE


INTRODUCTION

• Two undeniable trends pervade today's semiconductor design industry:

-shrinking process geometries

-the increasing adoption of system-on-a-chip (IP) blocks

• As semiconductors increase in density, growing trend toward moving complete systems from the board level to the chip level.


• Shrinking design cycle times are putting pressure on system designers to use existing chips and differentiate their products at the system level.

• Virtually impossible for a single design team to create completely new intellectual property (IP) with each chip.

• Greater focus on design reuse, where IP from earlier designs is utilized and reused in later designs.


• IP, EDA and Library vendors design various sophisticated IP cores to fulfill application-specific needs.

• Each IP core needs silicon technology support to ensure that the IP core is reusable and verified.

• The integrated-circuit industry is entering a system-on-chip era in which IP cores will be the key to enhancing design productivity and meeting the product road map.


• The following sections describe the implementation of a Pulse Width Modulation (PWM) core on a Xilinx 4003E FPGA using CAD tool WorkView Office from Synopsis.

• The core is designed to operate at a clock frequency of 4Mhz.

• The PWM core developed can be used in many diverse and complex applications like robotics, motor and motion control, microprocessor-controlled data acquisition system etc.


FUNCTIONAL DESCRIPTION

• A PWM circuit works by making a pulsating DC square wave with a variable on-to-off ratio.

• The average on time may be varied from 0 to 100 percent.

• The widths of the pulses are proportional to the input signal.

• When the signal is small, a series of narrow pulses is generated. When the signal is large, a series of wide pulses is generated.


• In many of the applications, the single bit digital output is subject to a low-pass filter that results in an analog output level.

• The output level is the analog equivalent of the digital PWM’s duty-cycle.


Functional Block Diagram


• Basic principle: a register to store the value which is loaded on to the Up/Down Counter whenever the counter reaches its terminal count.

• The terminal counter is used to generate the pulse width modulation.


• A data register: to store the value for the counter.

• Value determines the pulse width.

• The Up/Down Counter: loaded with a new value from the data register when the counter reaches its terminal count.

• Toggle Flip-flop generates the PWM output


• When data value is first loaded, counter counts down from data value to 0.

• Terminal count and PWM signals are Low. • When counter goes through 0 transition, terminal count is

generated.• Triggers Toggle Flip-flop to drive PWM signal High. • Data value is re-loaded and counting proceeds up to maximum

value. • Terminal count generated again when counter reaches its

maximum value.• Drives PWM signal to toggle from High to Low. • Data value is re-loaded and cycle repeats.


• Direction of counter controlled by PWM signal: counter is set to count down when PWM is Low, and count up when PWM is High.

• Terminal count controls data value loaded to counter from data register. Data is loaded when terminal count is High.

• Duty cycle of the PWM signal is controlled by data value loaded to the up/down counter. Higher the data value, higher the duty cycle.


Sample PWM Output Waveform

Mark Period Frame PeriodData Value*Tclock 2n*Tclock


• Duty Cycle = Mark Period/Frame Period = Data Value/2n

• Mark Period = Data value*Tclock• Frame Period=Tclock*2n

• For a 16-bit PWM core, n=16 and an on-board 4Mhz clock gives the value of the Tclock=250nsec.

• Mark Period = ( Data Value *250nsec )• Frame Period = 250nsec*216

• Duty cycle = (Data value/216 )


Data Values for different Duty Cycles

Data value Duty Cycles(%)

1110011000000000 90

1100000000000000 75

1000000000000000 50

0100000000000000 25

0001100100000000 10


IMPLEMENTATION OF THE PWM

CORE • The functional description of the PWM core

was synthesized using VHDL model and simulated using Fusion, the WorkView Office simulator

• The simulation results are displayed in the form of waveforms using Vwaves display tool.


Simulation Waveforms for 50% DutyCycle


• The VHDL model was implemented on XC4003E and optimized for area.

• The data value is loaded by the user using switches connected to the input pins of the XC4003E.

• The optimized implementation was found to consume 33 flip-flops on the CLBs, i.e., 16% of the total available flip-flops.

• Implementation results also indicate a maximum working frequency of 17.517 Mhz.

• The PWM output is taken out on one of the output pins of the XC4003E and can be observed on an oscilloscope.


CONCLUSION• A resource efficient implementation of a PWM core on

FPGAs has been studied. • The choice of the device depends upon the complexity of the

system to be designed. • Finding cores with the appropriate functionality, quality level

and support can be quite challenging.• So, the core can also be made available as part of an SOC

platform and used in those applications where PWM is essential.

• The designed PWM core can be used in many applications like motor and motion control, microprocessor-controlled data acquisition system so that a complete SOC can be designed

THANGJAM105/MAPLD1 EFFICIENT FPGA IMPLEMENTATION OF PWM CORE.

Documents

Transcript of THANGJAM105/MAPLD1 EFFICIENT FPGA IMPLEMENTATION OF PWM CORE.