Technical Seminar on Timing Issues in Digital Circuits Presented by Madhumita Mandal EE200198111...
-
Upload
dina-banks -
Category
Documents
-
view
218 -
download
0
Transcript of Technical Seminar on Timing Issues in Digital Circuits Presented by Madhumita Mandal EE200198111...
Technical Seminar on
Timing Issues in Digital Circuits
Presented byMadhumita Mandal
EE200198111
Under the Guidance of Mr. M. Suresh
[1]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
INTRODUCTION All sequential circuits must have a well-defined
ordering of the switching events This can be enforced using the synchronous
system approach Impact of Clock Skew and Clock Jitter Introduction of techniques to cope with both The overview of the asynchronous design or the
self timed logic
[2]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
DIGITAL TIMING ANALYSIS TOOLS
• An Analysis Tool must be accurate in proving or disproving correctness
Different tools are-• Logic simulators-model digital circuit operation
in software• Static Timing Verifiers-constructs directed
graph from the circuit• Hand Analysis and other Computer Methods
[3]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
TIMING CLASSIFICATION OF DIGITAL SYSTEMS
• In Digital systems, signals can be classified based on their relation with a local clock
• Synchronous Interconnect-It has exact frequency as local clock
[4]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
TIMING CLASSIFICATION OF DIGITAL SYSTEMS(contd.)
Mesochronous interconnect:
• A mesochronous signal- has the same frequency as the local clock, as well as an unknown phase offset with respect to that clock
• In Figure,signal D1 is
synchronous with respect to clkA
[5]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
TIMING CLASSIFICATION OF DIGITAL SYSTEMS(contd.)
PlesiochronousInterconnect:
• Frequency is slightly different than the local clock
• This causes phase difference to drift in time
• C1 is plesiochronous with respect to C2
[6]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
Asynchronous Interconnect:• Asynchronous signals can
transition arbitrarily at any time
• They are not slaved to any local clock
• Advantageous because computations are performed at the native speed of the logic
[7]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
TIMING CLASSIFICATION OF DIGITAL SYSTEMS(contd.)
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Madhumita Mandal (EE200198111)
SYNCHRONOUS DESIGN• All systems designed
today use a periodic synchronization signal or clock
• Clock Constraints are:
T>tc-q+tlogic+tsu &
Thold<tc-q,cd+tlogic,cd • the clock signal can have
both spatial and temporal variations
[8]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital CircuitsN
ati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Madhumita Mandal (EE200198111)
CLOCK SKEW
• Definition:The spatial variation in arrival time of a clock transition on an integrated circuit
• The rising clock edge is delayed by a positive at the second register
[9]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
CLOCK SKEW (contd.)
Negative clock skew:• In this case (>0),
performance is improved, but, it makes thold harder to
meet• Here, the clock and
data flow in opposite directions
[10]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
CLOCK JITTER
• Clock jitter refers to the temporal variation of the clock period at a given point on the chip
• The total time available to complete the operation is
Tclk - 2tjitter tc-q + tlogic + tsu Or
T tc-q+ tlogic + tsu + 2tjitter
[11]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
SOURCES OF SKEW AND JITTER
• The sources of clock uncertainty are:
systematic and random • Systematic errors are
nominally identical from chip to chip and are predictable
• Random errors are due to manufacturing variations
[12]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
ECL LOGIC TECNOLOGIES
• ECL Logic Technologies provide for Reducing System Clock Skew .
• Advantages are:Skew Reductions Low Impedance Line DrivingDifferential Interconnect
• Using ECL with positive power supplies
[13]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
CLOCK DISTRIBUTION NETWORKS
• A clock network that minimizes both clock skew and jitter
• An H-tree configuration is particularly useful for regular array networks
• The most common type of clock distribution scheme is the H- tree network
[14]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
SELF-TIMED LOGIC• A reliable technique to
avoid the problems of synchronous design is the self-timed approach
• The computation of a logic block is initiated by asserting a start signal
• The automatic shutdown of blocks that are not in use can result in power savings
[15]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)
CONCLUSION
• Clock skew and jitter substantially impact the functionality and performance of a system
• Important parameters are the clocking scheme used and the nature of the clock generation and distribution network.
• Alternative timing approaches, such as self-timed design, are becoming attractive for dealing with clock distribution problems
[16]
Nati
onal In
stit
ute
of
Sci
en
ce &
Tech
nolo
gy
Timing Issues in Digital Circuits
Madhumita Mandal (EE200198111)