Summer training vhdl
-
Upload
arshit-rai -
Category
Education
-
view
253 -
download
0
description
Transcript of Summer training vhdl
![Page 1: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/1.jpg)
THE WORLD OF VLSI &
VHDL
Yesterday, Today
&Tomorrow
![Page 2: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/2.jpg)
The World of VLSI• History of the Integrated Circuit
(IC) design
• The IC Technologies
![Page 3: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/3.jpg)
History of the IC designIn 1947 Transistor was invented & demonstrated @ Bell Labs
The first IC appeared in the market in 1961 ~14 years after the transistorFlip-flop:
2 transistors & resistorsCost ~$100
• The Silicon Technology is Growing...•Now on the same amount of Silica
~500 times faster operations 10 million transistors, 1/2 mile of interconnectCost few cents!!!
The Technology changes compared to the IC Design cycle
![Page 4: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/4.jpg)
Moore’s Law
In 1965, GardonMoore stated that the silicon technology will double the number of transistors on a chip every 2 years!!!
And it is happening !!!!!!
![Page 5: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/5.jpg)
The Search of products
“How to reduce the high designing cost for future success of this technology ??? ”:
1968 Noyce Reduce the cost of design process Find product with large market-
Regular structure, Many applications1968 :Noyce, Moore & Grove Forms Intel
!!SemiconductorMemory Chip
![Page 6: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/6.jpg)
Microprocessor Technology
Microprocessor = IC Tech +SoftwareProcessor
Power+Memory capacity Software market
![Page 7: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/7.jpg)
![Page 8: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/8.jpg)
![Page 9: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/9.jpg)
![Page 10: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/10.jpg)
Advantages of VLSI ? Less AREA (compactness at system
levels) Less POWERConsumption Less TESTING(more complex testing) Higher RELIABILITY (due to improved on-chip
interconnects) Higher SPEED(due to reduced
interconnect length) Significant COST SAVINGS
![Page 11: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/11.jpg)
The goal of the IC designer Meet the market requirements
Satisfying customers need Beating the competition
Increasing performance or functionality of the product Reducing cost compared to the available solutions
Achieved by: Using next generation Silicon technologies New design concepts & tools High level of integration
The Design is an optimization problem with parameters as Technology, Time, Cost and Customer requirements
![Page 12: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/12.jpg)
Design Approaches
Custom full control of design best results, slowest design time.
Semi-custom (std cell) use Cell libraries from vendor cad tools, faster design time
EPLA/EPLD -FPGA Electrically Programmable (in the Field)
![Page 13: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/13.jpg)
ASIC(Application Specific Integrated Circuit)
Implements custom functions according to description Not off-the-shelf
Can be described in HDL (Verilog,VHDL) in an abstract technology Independent fashion
Verified using a simulator Analogous to software debugger
Constructed out of logical function cells (AND,OR) and Re-Usable Macro
Building blocks (ADDERs, REGISTERs) Mapped or translated using Synthesis products
Implemented in Field Programmable, Standard Cell or Gate Array families
For high volume production Designers pay CAD vendors ~$50K -$500K for Design tools Designer pay foundry( ~ $200K -.5M) and per part
agreement
![Page 14: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/14.jpg)
Field Programmable Gate Array
A chip that can be configured by a user to implement different digital logic circuits
Invented in 1984
FPGA building blocks: Programmable logic blocks Programmable interconnectField
![Page 15: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/15.jpg)
![Page 16: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/16.jpg)
INTRODUCTION…!!!VHDL
STANDS FOR..??ERYARDIFFICULTANGUAGE
REALLY..??HSICARDWAREESCRIPTION
![Page 17: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/17.jpg)
OUR MOTIVE…!!!
To compress the digital world.To explore the hidden perfection
and create the brain of a machine.
*The above two are considered as a very difficult tasks in the field of electronics engineering, where in fact it’s a very simple technology.
![Page 18: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/18.jpg)
Modeling digital systems..!! VHDL is for coding models of a digital
system. Reasons for modeling:
◦ Requirements specification◦ Documentation◦ Testing using simulation◦ Formal verification◦ Synthesis
Goal:◦ Most ‘reliable’ design process, with
minimum cost and time◦ Avoid design errors!
![Page 19: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/19.jpg)
What is VHDL??VHDL is a programming language that
allows one to model and develop complex digital systems in a dynamic environment.
Object Oriented methodology for you C people can be observed -- modules can be used and reused.
Allows you to designate in/out ports (bits) and specify behavior or response of the system.
![Page 20: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/20.jpg)
C/VHDL Comparison…!!! C is procedural language whereas VHDL
is semi concurrent & semi sequential language.
C is Case Sensitive whereas VHDL is case insensitive.
There are some similarities, as with any programming language, but syntax and logic are quite different.
![Page 21: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/21.jpg)
Basic VHDL concepts...!!!• Interfaces (PORTS)• Behavior• Structure• Test Benches• Simulation• Synthesis
![Page 22: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/22.jpg)
3 Ways to do it..the VHDL way..
DataflowBehavioralStructural
Kind of BORING sounding huh??Well, it gets more exciting with the details !!
:)
![Page 23: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/23.jpg)
The DATAFLOW modeling…!!!
Uses statements that defines the actual flow of data.....such as,
x <= y -- this is NOT less than equal to
-- told you its not C
this assigns the Boolean signal x to the value of Boolean signal y... i.e. x = y this will occur whenever y changes....
![Page 24: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/24.jpg)
Modeling PORTS!!!Entity declaration…(Describes the input/output ports of a module)
entity reg4 isport ( d0, d1, d2, d3, en, clk : in bit;
q0, q1, q2, q3 : out bit );end entity reg4;
entity name port names port mode (direction)
port typereserved words
punctuation
![Page 25: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/25.jpg)
Modeling the behavioral way..!! Architecture body
Describes an implementation of an entity May be several per entity
Behavioral architecture Describes the algorithm performed by the
module Contains
Process statements, each containingSequential statements, including
Signal assignment statements andWait statements
![Page 26: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/26.jpg)
Some SYNTAX to know…!!! Omit entity at end of entity declaration. Omit architecture at end of architecture
body. Omit is in process statement header.
architecture behav of reg4 isbegin
process (d0, ... )...
begin...
end process ;end behav;
entity reg4 isport ( d0, d1, d2 : in bit d3, en, clk : in bit;
q0, q1, q2, q3 : out bit );end reg4;
![Page 27: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/27.jpg)
Modeling the STRUCTURAL way…!!! Structural architecture
implements the module as a composition of subsystems
contains○ signal declarations, for internal
interconnectionsthe entity ports are also treated as signals
○ component instancesinstances of previously declared
entity/architecture pairs○ port maps in component instances
connect signals to component ports
![Page 28: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/28.jpg)
Mixed behavior & structure…!!! An architecture can contain both
behavioral and structural partsProcess statements and component
instances○ Collectively called concurrent statements
Processes can read and assign to signals Example: register-transfer-level (RTL)
modelData path described structurallyControl section described behaviorally
![Page 29: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/29.jpg)
Mixed examples…!!!
shift_reg
reg
shift_adder
control_section
multiplier multiplicand
product
![Page 30: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/30.jpg)
Test bench your model…!!! Testing a design by simulation Use a test bench model
A model that uses your model Apply test sequences to your inputs Monitors values on output signals
Either using simulator. Or with a process that verifies correct
operation Or logic analyzer.
![Page 31: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/31.jpg)
Simulation…!!! Discrete event simulation
Time advances in discrete steps.When signal values change—events occur.
A processes is sensitive to events on input signalsSpecified in wait statements.Resumes and schedules new values on
output signals.○ Schedules transactions.○ Event on a signal if value changes.
![Page 32: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/32.jpg)
FPGA design flow…!!!Initial Design Entry
Logic Optimization
Technology Mapping
Placement
Routing
Programming Unit
VHDL, Schematic, State Diagram
Minimized Blocks- To minimize area
Optimize Boolean Expression into a standard form- To optimize area or speed
Where the logic block is placed ?- With optimum routing wire Connection between cells- To minimize area.
Used to configure the final circuit
![Page 33: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/33.jpg)
Some FPGA to know..!!!
![Page 34: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/34.jpg)
Some FPGA to know..!!!
![Page 35: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/35.jpg)
Skills that you will gain…!!! Implement the VHDL portion of coding for
synthesis. Identify the differences between behavioral
and structural coding styles. Distinguish coding for synthesis versus
coding for simulation. Use scalar and composite data types to
represent information. Use concurrent and sequential control
structure to regulate information flow. Implement common VHDL constructs (Finite
State Machines [FSMs], RAM/ROM data structures).
![Page 36: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/36.jpg)
Benefits Of VHDL• Executable specification.• Functionality separated from implementation.• Simulate early and fast (Manage complexity)• Explore design alternatives.• Get feedback (Produce better designs)• Automatic synthesis and test generation (ATPG for
ASICs)• Increase productivity (Shorten time-to-market)• Technology and tool independence.• Portable design data (Protect investment)
![Page 37: Summer training vhdl](https://reader033.fdocuments.us/reader033/viewer/2022050808/54640d25af7959f6118b6dd8/html5/thumbnails/37.jpg)
VHDL Applications & SCOPE Digital Signal Processing. IC Testing & Analysis. FPGA Design Verification. FPGA Development. Hardware Design. IC designing. ASIC Development.