Status of TDCpix full chip assembly
description
Transcript of Status of TDCpix full chip assembly
![Page 1: Status of TDCpix full chip assembly](https://reader035.fdocuments.us/reader035/viewer/2022062323/568161e4550346895dd2017a/html5/thumbnails/1.jpg)
Status of TDCpix full chip assembly
Sandro Bonacini
NA62 – GTK WG meeting
![Page 2: Status of TDCpix full chip assembly](https://reader035.fdocuments.us/reader035/viewer/2022062323/568161e4550346895dd2017a/html5/thumbnails/2.jpg)
Full chip floorplan
20.400x12.030 sq.mm PRELIMINARY
Floorplan work started June 2012
Top assembly done in Virtuoso
“South bank” P&R in Encounter Size: ~4.8 mm
Pixel matrix
“South bank”
![Page 3: Status of TDCpix full chip assembly](https://reader035.fdocuments.us/reader035/viewer/2022062323/568161e4550346895dd2017a/html5/thumbnails/3.jpg)
South bank floorplan Assembly of TDC, qchip, bandgaps, serializer/PLL, I/O pads & power
Pad placement is preliminary 158 south + 4 west + 4 east 22 staggered power pads
TDC (x20)
qchip (x4)config space, DLL clock & cal. fanout
Serializer & PLLs BGsBG
Staggered pads Staggered pads
![Page 4: Status of TDCpix full chip assembly](https://reader035.fdocuments.us/reader035/viewer/2022062323/568161e4550346895dd2017a/html5/thumbnails/4.jpg)
Power distribution Regular 600-um-pitch power lines in matrix Sparse 60-um lines in pad ring
![Page 5: Status of TDCpix full chip assembly](https://reader035.fdocuments.us/reader035/viewer/2022062323/568161e4550346895dd2017a/html5/thumbnails/5.jpg)
Power distribution SW corner
I/O pads Power/ground pads “Pitch adapter”
Dense connections in horizontal and vertical power lines
BG
Staggered pads
![Page 6: Status of TDCpix full chip assembly](https://reader035.fdocuments.us/reader035/viewer/2022062323/568161e4550346895dd2017a/html5/thumbnails/6.jpg)
6
Status Completed
Floorplan Power planning / distribution
Next steps “South bank”
Place & route, DFM, chip finishing No major showstoppers
Verification (DRC, LVS) … might need some iterations at this stage.
Complex power distribution, global nets, … Final chip assembly
July 3, 2012