State of Demonstrated HV GaN Reliability and Further ......MTTF at RT MTTF at 85C MTTF at 110C MTTF...
Transcript of State of Demonstrated HV GaN Reliability and Further ......MTTF at RT MTTF at 85C MTTF at 110C MTTF...
State of Demonstrated HV GaN Reliability and Further Requirements APEC 2015 Charlotte, NC Tim McDonald
Steffen Sack, Deepak Veereddy, Yang Pan, Hyeongnam Kim, Hari Kannan, Mohamed Imam
Agenda
2
What Composes a High Voltage Device Qualification?
How to ensure GaN devices meet lifetime requirements of a given application?
“JEDEC” qualification insufficient!
Application stability? DC stability? Multiple aspects/components required
Multi dimensional approach is proposed
Data for each dimension for HV devices provided
Further work
Sample Silicon Qualification Test Plan
3 Copyright © Infineon Technologies AG 2013. All rights reserved.
Accelerated Environment Stress Tests
REQUIRED RELIABILITY TESTS
Parameter
Part Type Test Conditions Duration measurements @ Quantity
Part no “X” TC -55°C/150°C 1000 cy 0/168/500/1000 3 x 77
H3TRB 85°C/85%RH/100V 1000 hrs 0/168/500/1000 3 x 77
HTRB 150°C/960V 1000 hrs 0/168/500/1000 3 x 77
HTGB 150°C/20V 1000 hrs 0/168/500/1000 3 x 77
IOL delta Tj = 100°C 5,000 cy 0/2500/5000 3 x 77
AC 121°C/15psig 96 hrs 0/96 3 x 77
/480V
On what basis can one assume that the test conditions typically used in Si Device qualification, if applied to qualify GaN Devices, will assure a given useful life in application?
Ingredients to Drive a Qualification
4 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
Ingredients to Drive a Qualification
5 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
Application Profile
6 Copyright © Infineon Technologies AG 2013. All rights reserved.
- The Application Profile displays the technical details of the different target applications in respect to the expected use conditions at the customer side.
- Within the Application Profile the following information are given:
- Application Lifetime
- Operating hours, duty cycles
- Switching frequencies
- Currents, voltages, temperatures at different load conditions
- Use times of different load profiles
- Amount/Time of abnormal use conditions within lifetime (e.g. AC line cycle drop out)
- Currents/Voltages at peak and spikes during switching
- Description of peak/spike forms and durations
In a single phrase:
The Application Profile displays the typical use conditions in the target applications
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
DC
100V
200V
300V
400V
480V
480V
480V
480V
480V
480V
480
V7
5C
480V
75C
480
V7
5C
480
V7
5C
480
V7
5C
480
V1
50
C
480
V1
50
C
480
V1
50
C
480
V1
50
C
480
V1
50
C
d-R
dson (
Oh
m)
Bias (each point separated in time by 1 min)
25 to 150C, 100V to 480V, fsw = 100 Hz, DC = 1%
1us
5us
HV GaN HEMT dynamic Rds(on): Today
Negligible dynamic Rds(on) effect over drain voltages (up to 480V) and temperatures is observed.
At 75C and 150C : Rds(on) is stable after bias (increase is due to expected change with temperature).
After bias RDSon is stable with voltage
Device Ruggedness: Long-Term PFC (Boost) Application Testing
600V Cascode GaN switches demonstrate stable operation over 1200
hours of continuous PFC application testing
• Measured package
Temperature is a proxy
for power dissipated:
Δ T = RTH x Ploss , which
correlates to Efficiency.
• Devices are shown
stable in efficiency for
>1200 hours
40
60
80
100
120
200 400 600 800 1000 1200
Tc
as
e (
oC
)
Time (Hours)
225 W, 120V:500V DC to DC conversion at 100 kHz
Stable efficiency (case temperature) to >1200 hours
Ingredients to Drive a Qualification
9 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
QRP - Quality Requirement Profile
10 Copyright © Infineon Technologies AG 2013. All rights reserved.
- The QRP displays the development targets of a new technology/product in respect to it’s reliability performance and the target applications
- Within the QRP following information are given:
- General definition of target applications (Technical details in application profile)
- Maximum operation voltages and currents
- Operation temperature range
- ESD classification
- MSL-class definition
- Lifetime targets/Failure rates for device, dielectrics and metallization
- Definition of parameter drift limits (e.g. Vth, Ids,leakage, Ron, ...) and time to failure for dielectric breakdowns or migration effects
In a single phrase:
The QRP displays the reliability target of a development project
Example Element of Quality Requirement Temp. Profile Conversion
11 Copyright © Infineon Technologies AG 2013. All rights reserved.
The different temperatures are corresponding to varying levels of output power and ambient temperatures over the application lifetime.
The electrical biased tests has to consider this thermal profile.
Using acceleration models the application profile can be converted to useful stress conditions.
Time /h Temp. /°C
3504 30
28032 50
35040 70
3504 105
S = 70080 (~8a)
Temp. Profile of Application Time /h Temp. /°C
70080 67.5
Time /h Temp. /°C
1181 175
Converted Temp. Profile to Mean Temp. over Lifetime
Profile conversion with
temp. accel. model to
equivalent temp. profile
Mean Temp. over Lifetime Converted to Accelerated
Stress Condition
≙
≙
This example assumes Silicon device with Activation Energy of 0.5 eV
Ingredients to Drive a Qualification
12 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
Reliability Investigation at Development Phase
13 Copyright © Infineon Technologies AG 2013. All rights reserved.
- Check reliability capabilities starting with first full design wafers
- Perform DoE’s (Design of Experiment) during learning cycles and assess reliability to find optimal process flow and define process windows
- Confirm a sufficient quality before starting the final qualification phase
- Learn about the typical failure modes and create degradation/lifetime models
- Adaption or creation of test methods to address new failure mechanisms and modes
- Based on derived lifetime models screening procedures can be implemented if needed
In a single phrase:
During development phase reliability investigations are driven to assess and improve technology reliability and
learn about failure mechanisms and generate models on them
Reliability of 600V devices in HTRB (150C, 480V)
Interval Lot number
• Early Reliability data for 3 lots , 77 pcs each
• Rdson stable through 1000 hours
15
Reliability of 600V GaN Devices up to 5,000 hours of HTRB
• 600V GaN devices are inherently reliable
• Source-drain resistance Rdson of 600 V rated cascode switch for a population of representative cascoded GaN-on-Si based HEMT devices with Wg = 120 mm, under a drain bias of 480 V and 0 gate bias for 5000 hrs at 150 C.
Ingredients to Drive a Qualification
16 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
17
MTTF and FIT Rate for HV Gate Dielectric Material
5 6 7 8 9 10 11 12 13 14 15 16 17 1810
-1
101
103
105
107
109
1011
1013
1015
MTTF at RT
MTTF at 85C
MTTF at 110C
MTTF at 150C
MT
TF
(hrs
)
VGSS
(V)
MTTF & FIT Rate vs Stress voltage
10-6
10-4
10-2
100
102
104
106
108
1010
FIT rate at RT
FIT rate at 85C
FIT rate at 110 C
FIT rate at 150 C
FIT
rate
(FIT
)
Preliminary predictions: MTTF > 108 hrs; FIT~1 @ application conditions
17
Degradation models required for component structures of the GaN HEMT:
• Gate dielectric
• AlGaN/GaN material
• Passivation materials
• Metallization (electromigration)
Time Dependent Dielectric Breakdown Related Reliability
Prokopowicz and Vaskas Equation
Accelerated Stress Conditions
Michael S. Randall et al (KEMET), Proceedings of CARTS 2003 pp. 1-7
Ceramic Capacitors :
Preliminary Reverse Bias Lifetime Estimate for early HV GaN Devices
1E-1
1E+0
1E+1
1E+2
1E+3
1E+4
1E+5
1E+6
1E+7
1E+8
1E+9
1E+10
1E+11
300 350 400 450 500 550 600 650 700 750 800 850 900
MT
TF [
Hrs
]
Stress Voltage [V]
25C
Based on Testing to failure at 825V, 800V and 775V: Projected meantime to failure at 480V bias (25C) is 2E7 hours or >2200 years.
Engineering Evaluation of Early Samples
Preliminary Reverse Bias Lifetime Estimate for early HV GaN Devices
1E-1
1E+0
1E+1
1E+2
1E+3
1E+4
1E+5
1E+6
1E+7
1E+8
1E+9
1E+10
1E+11
300 350 400 450 500 550 600 650 700 750 800 850 900
MT
TF [
Hrs
]
Stress Voltage [V]
25C
-Use accelerated data to set test conditions for 1,000 hr testing (ie: to generate a meaningful Qualification Test Plan) -Use statistics to calculate FIT rate at required lifetime and use conditions
Engineering Evaluation of Early Samples
Ingredients to Drive a Qualification
21 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
Qualification Test Plan
22 Copyright © Infineon Technologies AG 2013. All rights reserved.
The testplan includes:
- Definition of sample size in respect to internal and common standards like JEDEC, Q101, etc.
- All tests and test parameters to address all known degradation modes. - All tests with critical reliability impact seen during the development
phase testing where the test parameters reflect the outcome of the degradation and acceleration models.
- All tests and test conditions required in the international norms
- The results of the tests will be judged and as “pass” or “fail” label displayed in the list.
Criterias are given within the QRP and data sheet limits
In a single phrase:
The qualification test plan summarizes all relevant reliability tests to assure
that the required lifetime and failure rate limits are fulfilled.
Sample Silicon Qualification Test Plan
23 Copyright © Infineon Technologies AG 2013. All rights reserved.
Accelerated Environment Stress Tests
REQUIRED RELIABILITY TESTS
Parameter
Part Type Test Conditions Duration measurements @ Quantity
Part no “X” TC -55°C/150°C 1000 cy 0/168/500/1000 3 x 77
H3TRB 85°C/85%RH/100V 1000 hrs 0/168/500/1000 3 x 77
HTRB 150°C/960V 1000 hrs 0/168/500/1000 3 x 77
HTGB 150°C/20V 1000 hrs 0/168/500/1000 3 x 77
IOL delta Tj = 100°C 5,000 cy 0/2500/5000 3 x 77
AC 121°C/15psig 96 hrs 0/96 3 x 77
/480V
With knowledge of Failure mechanisms and appropriate modeling and with detailed application and qualification requirements profiles the test conditions of the qualification can be chosen to assure required useful life is met.
Ingredients to Drive a Qualification
24 Copyright © Infineon Technologies AG 2013. All rights reserved.
Qualification
Released Product
QRP Quality
Requirement Profile
Application
Profile
Degradation
Models
Qualification
Test Plan
Rel. Investigation at
Development Phase
Summary
25 Copyright © Infineon Technologies AG 2013. All rights reserved.
-To qualify GaN on Si devices it is insufficient to follow standard Silicon qualification matrix
-5 required elements to a qualification are described: the qual matrix is only 1 component
-Establishing GaN device performance to all 5 elements will assure reliable operation to a specified application
-Preliminary GaN device reliability data is provided to illustrate the elements
-A full qualification will include fully addressing all 5 dimensions
In a single phrase:
To qualify GaN on Silicon it is not sufficient to follow the existing “JEDEC Std” Qualification
Matrix; a comprehensive 5 element methodology is proposed that will assure reliable operation to
a given application profile
set date