SSON 2013 Ideas with legs - unlocking innovation talk slideshow
Si53154 EVALUATION BOARD USER S UIDE · sson dutgnd vdd gnd vdd_3.3v vdd_3.3v vdd_3.3v vdd_3.3v...
6
Rev. 0.1 1/12 Copyright © 2012 by Silicon Labs Si53154-EVB Si53154-EVB Si53154 E VALUATION B OARD U SER ’ S G UIDE Description The Si53154 is a four port PCIe clock buffer compliant to the PCIe Gen1, Gen2 and Gen3 standards. The Si53154 is a 24-pin QFN device that operates on a 3.3 V power supply and can be controlled using SMBus signals along with hardware control input pins. The device is spread aware and accepts a frequency spread differential clock frequency range from 100 to 210 MHz. The connections are described in this document. EVB Features This document is intended to be used in conjunction with the Si53154 device and data sheet for the following tests: PCIe Gen1, Gen2, Gen3 compliancy Power consumption test Jitter performance Testing out I 2 C code for signal tuning In-system validation where SMA connectors are present Si53154 SRC3 connection for application SRC2 connection for application SRC1 connection for application VDD = 3.3V power supply GND SDATA SCLK SRC0 connection for application DIFF3 Output Enable DIFF1 Output Enable DIFF2 Output Enable DIFF0 Output Enable Power connectors Differential Clock Input
Transcript of Si53154 EVALUATION BOARD USER S UIDE · sson dutgnd vdd gnd vdd_3.3v vdd_3.3v vdd_3.3v vdd_3.3v...
Rev. 0.1 1/12 Copyright © 2012 by Silicon Labs Si53154-EVB
Si53154-EVB
Si53154 EVALUATION BOARD USER’S GUIDE
Description
The Si53154 is a four port PCIe clock buffer compliantto the PCIe Gen1, Gen2 and Gen3 standards. TheSi53154 is a 24-pin QFN device that operates on a3.3 V power supply and can be controlled using SMBussignals along with hardware control input pins. Thedevice is spread aware and accepts a frequency spreaddifferential clock frequency range from 100 to 210 MHz.The connections are described in this document.
EVB Features
This document is intended to be used in conjunctionwith the Si53154 device and data sheet for the followingtests:
PCIe Gen1, Gen2, Gen3 compliancy
Power consumption test
Jitter performance
Testing out I2C code for signal tuning
In-system validation where SMA connectors are present
Si53154
SRC3 connection
for application
SRC2 connection
for application
SRC1 connection for
application
VDD = 3.3V power supply
GND
SDATA
SCLK
SRC0 connection for
application
DIFF3 Output Enable
DIFF1 Output Enable
DIFF2 Output Enable
DIFF0 Output Enable
Power connectors
Differential Clock Input
Si53154-EVB
2 Rev. 0.1
1. Front Panel
Figure 1. Evaluation Module Front Panel
Table 1. Input Jumper Settings
Jumper Label Type Description
OE0 I OE0, 3.3 V Input for Enabling DIFF0 Clock Output.1 = DIFF0 enabled, 0 = DIFF0 disabled.
OE1 I OE1, 3.3 V Input for Enabling DIFF1 Clock Output.1 = DIFF1 enabled, 0 = DIFF1 disabled.
OE2 I OE2, 3.3 V Input for Enabling DIFF2 Clock Output.1 = DIFF2 enabled, 0 = DIFF2 disabled.
OE3 I OE3, 3.3 V Input for Enabling DIFF3 Clock Output.1 = DIFF3 enabled, 0 = DIFF3 disabled.
SDATA I/O SMBus-Compatible SDATA.
SCLK I SMBus-Compatible SCLOCK.
I2C connect -For I2C read and
write. In sequence SData, Gnd,
SCLK from left to right.
3.3V Power Supply Connector
VDD Connectors OE_DIFF3 hardware input
control for DIFF3 output
DIFF3 Differential output
DIFF2 Differential output
DIFF1 Differential output
DIFF0 Differential output
Differential Buffer Input
for on Si53154-EVB only
No Connect
OE0 hardware input
control for DIFF0 output
OE1 hardware input
control for DIFF1 output
OE2 hardware input
control for DIFF2 output
Si53154 device mount
GND Connector
Si53154-EVB
Rev. 0.1 3
1.1. Generating DIFF Outputs from the Si53154Upon power-on of the device if the differential input is applied and input pins are left floating, by default all DIFFoutputs DIFF[0:3] are ON. The input pin headers have clear indication of jumper settings for setting logic low (0)and high (1) as shown in the figure below, the jumper placed on middle and left pin will set input OE0 to low; andjumper placed on middle and right pin will set input OE0 to high.
The output enable pins can be changed on the fly to observe outputs stopped cleanly. Input functionality isexplained in detail below.
1.1.1. OE [0:3] Inputs
The output enable pins can change on the fly when the device is on. Deasserting (valid low) results incorresponding DIFF output to be stopped after their next transition with final state low/low. Asserting (valid high)results in corresponding output that was stopped are to resume normal operation in a glitch-free manner.
Each of the hardware OE [0:3] pins are mapped via I2C to control bit in Control register. The hardware pin and theRegister Control Bit both need to be high to enable the output. Both of these form an “AND” function to disable orenable the DIFF output. Both of these form an “AND” function to disable or enable the DIFF output. The DIFFoutputs and their corresponding I2C control bits and hardware pins are listed in Table 2.
Table 2. Output Enable Control
I2C Control Bit Output Hardware Control Input
Byte1 [bit 2] DIFF0 OE0
Byte1 [bit 0] DIFF1 OE1
Byte2 [bit 7] DIFF2 OE2
Byte2 [bit 6] DIFF3 OE3
Si53154-EVB
4 Rev. 0.1
2. Schematics
Figure 2. QFN-24 Device Connection
Figure 3. Device Power Supply
DUTGND
DUTGND
XTL P/N:ECS-250-20-5PXDU-F-TRUse SMD footprint
DUTGND
0
0
For Si52144,R10 openFor Si53154,R11 open
VDD1VDD6VDD12VDD17VDD21
DIFF0DIFF0#
DIFF1DIFF1#
DIFF2DIFF2#
DIFF3DIFF3#
SCLK
SDATA
OE2
OE0
OE3
OE1
XOUT_DIFFIN
XIN_DIFFIN#
SSON
VDD1
YC2NI
YC1NI
R4
C50.1uF
R3NI
C40.1uF
R2NI
C30.1uF
R1
C20.1uF
R11 NI
R10
0
C10.1uF
U1
Si53154
EPAD25
DIFF214
OE12
XOUT/DIFFIN22
VDD3
OE25
OE318
OE07
DIFF1#11DIFF110
DIFF0#9DIFF08
VDD2121 VDD1717 VDD1212 VDD66 VDD11
VSS44
XIN/DIFFIN#23
SCLK19
SDA20
VSS2424
DIFF3#15DIFF316
DIFF2#13
Y1NI
VCC_3.3V
VCC_3.3V
VDD1
VDD21
VDD6
VDD12
VDD17
C70.1uF
+ C9
10uF
JP4
JUMPER
+ C8
10uF
C161uF
GND1
HEADER 1x1
1
L6TP4
JP3
JUMPER
C151uF
C141uF
L5
VDD_3.3V1
HEADER 1x1
1
C171uF
L4
C13
1uF
L3
JP2
JUMPER
R90
L2
R80
TP5
JP1
JUMPER
R70
TP1 TP2
R60
R50
+ C12
10uF
+ C11
10uF
JP5
JUMPER
L1
+ C6
10uF
TP3
+ C10
10uF
Si53154-EVB
Rev. 0.1 5
Figure 4. Clock and Control Signals
Figure 5. Differential Clock Signals
SCLK/SDATA
DUTGND
DUTGND
DUTGND
DUTGND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
DUTGND
OE2
OE0
OE3
OE1
DUTGND
DUTGND
SSON
DUTGND
VDD
GND
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
OE2
OE0
OE3
OE1
SSON
SCLK
SDATA
XIN_DIFFIN#
XOUT_DIFFIN
XOUT_DIFFIN1
SMA
R24
10K
P4
HEADER 1x3
123
P2
HEADER 1x3
123
R20
10K
R23
10K
XIN_DIFFIN#1
SMA
P1
HEADER 1x3
123
P3
HEADER 1x3
123
R1710K
R1510K
R16
10K
P6
HEADER 1x3
123
P5
HEADER 1x3
123
L1 SHOULD BESHORT AS POSSIBLE
L1 SHOULD BESHORT AS POSSIBLE
L1 SHOULD BESHORT AS POSSIBLE
L1 SHOULD BESHORT AS POSSIBLE
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DUTGND
DIFF0
DIFF0#
DIFF1#
DIFF1
DIFF2#
DIFF2
DIFF3#
DIFF3
C282.0pF
DIFF0_1
SMA
C332.0pF
C302.0pF
C272.0pF
DIFF1_1
SMA
DIFF3#_1
SMA
DIFF2#_1
SMA
C322.0pF
C292.0pF
C342.0pF
DIFF3_1
SMA
DIFF1#_1
SMA
DIFF2_1
SMA
DIFF0#_1
SMA
C312.0pF
DisclaimerSilicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark InformationSilicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.
http://www.silabs.com
Silicon Laboratories Inc.400 West Cesar ChavezAustin, TX 78701USA
ClockBuilder Pro
One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only).
www.silabs.com/CBPro
Timing Portfoliowww.silabs.com/timing
SW/HWwww.silabs.com/CBPro
Qualitywww.silabs.com/quality
Support and Communitycommunity.silabs.com
