Secondary Computer Science Lecture by S. A. AHSAN RAJON

8/6/2019 Secondary Computer Science Lecture by S. A. AHSAN RAJON

1/58

Engr. S. A. AHSAN RAJONLecturer

Department of Computer Science,

Khulna Public College,

Khulna9100 .E-Mail: [email protected]

Web: http://sites.google.com/site/ahsanrajon


2/58

Engr. S. A. AHSAN RAJONLecturer, Department of Computer Science

Programmable digital electronic device

Electronic Machine that manipulates data

according to a set of instructions. ,

,

, ,

2


3/58


!!

=

=

=

=

... 3


4/58


/

...

4


5/58


5


6/58


/

6


7/58


7

Input

CPU

OUTPUT

MEMORY


8/58


-

8


9/58


, ,

9


10/58


10

What is this value??

0.2 or0.25

0.25 or0.250001

0.250000501 or

0.25000000000000000051

What is this value??

0.6 or0.650.655 or0.6550005

0.655000501 or

0.25000000000000000051


11/58


(Progressive and

Sequential)

11


12/58


12


13/58


13


14/58


,

/

-

; 14


15/58


15


16/58


16


17/58


...

(Uniprocessor)

//

17


18/58


/

/

-

18


19/58


Software

Pre-WrittenSoftware

ApplicationSofteare

SystemSoftware

CustomizedSoftware

19


20/58


( )

( )

( - )

--

( )

-

20


21/58


21


22/58


22


23/58


23


24/58


24


25/58


()

25


26/58


26


27/58


28/58


28


29/58


+

/-

, (Control Unit)

(ALU:Arithmetic

Logic Unit)

(Memory) 29


30/58


30


31/58


31

ALU

Arithmetic Logic Unit

Memory

Control Unit

Input

Instruction/command

Output

Result DisplayCPU:Central Processing UnitCPU:Central Processing Unit


32/58


32


33/58


RAM:Random Access Memory

-

,

Static and Dynamic

33


34/58


ROM:Read Only Memory

;

,

PROM, EPROM, EEPROM,

FLASH

34


35/58


-

, , ,

, /

If . Then .. Else.

Shift 35


36/58


/

/ ()

36

START PROCESS

Instruction Fetch &

Decode

Execute Instruction and

Store Result

Process Terminated


37/58


-

,

37


38/58


38


39/58


/

VESA:Video Electronic Standard Architecture

USB:Universal Serial Bus

Fireware

ISA:Industry Standard Architecture EISA: Extended/Enhanced Industry StandardArchitecture

PCI:Peripheral Component Interconnect

39


40/58


40


41/58


41


42/58


ROM

Read Only Memory

PROM

Programmable Read Only Memory

EPROMErasable Programmable Read Only Memory

EEPROM

Electrically Erasable Programmable Read Only

Memory

FLASH

42


43/58


,

;

43


44/58


44


45/58


/

,

/

SCSI: Small Computer System Interface

45


46/58


USB

USB 3.0

5 GBPS

Fireware Expensive

Speedy

46


47/58


VIRUS

Vital Information Resources Under Seize

47


48/58

Engr. S. A. AHSAN RAJONLecturer, Department of Computer Science48


49/58


49


50/58



51/58


51


52/58


-

52


53/58


Input process output

Job-1

Input process output

Job-2


54/58


Cycle-1 Cycle-2 Cycle-3 Cycle-4 Cycle-5 Cycle-6

Job-1 Input Process Output





55/58


CPU-1

I/O

processor

I/OUnit

CPU-2

I/O

processor

MAIN

MEMORY


56/58


56


57/58


DOS Microsoft Disk/Directory Operating System

1981

CP/M

Command

Mac OS

MacintoshO

perating System 1984Apple Computer Inc

UNIX

1969 Bell Lab, USA

LINUX

Linus Tarvoldus Free

WINDOWS 1985 Microsoft Corporation

57


58/58

E S A AHSAN RAJON 58

CPU

Terminal-1User-1

Terminal-2

User-2

Terminal-3

User-3

Terminal-n

User-n

Secondary Computer Science Lecture by S. A. AHSAN RAJON

Documents

Transcript of Secondary Computer Science Lecture by S. A. AHSAN RAJON