Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters...
-
Upload
garry-perkins -
Category
Documents
-
view
220 -
download
0
description
Transcript of Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters...
![Page 1: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/1.jpg)
Sebastian Loeda BEng(Hons)
The analysis and design of low-oversampling, continuous-time converters and the effects
of analog circuits on loop stability and performance
![Page 2: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/2.jpg)
Overview
• Background • Low oversampling, continuous-time converters• Loop delay effects• Loop delay compensation by optimization• Integrator circuit response finite DC gain• Integrator circuit response high frequency pole• Conclusion• Future work
The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability and
performance:
![Page 3: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/3.jpg)
Introduction
• A/D converter bottleneck to any sensor system– Particularly true for radar
conversion achieves high-resolution with:• Oversampling (error averaging),
– Limited by technology and bandwidth (here is low)
• Feedback (quantization noise shaping)– Limited by the order of H(s), and may be unstable!
+
H(s)
DAC
n.T
a[n] y[n]u(t)
![Page 4: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/4.jpg)
Analysis of CT
• Challenge due to mix of DT and CT– Create a DT model of the noise response
– Model the quantization noise transfer function (NTF) • NTF(z) = 1/(1+H(z))
• Mapping cannot be an approximation!
nTtsesDACsHLZzH
)()( 1
+
H(s)
DAC
n.T
a[n] y[n]+
H(z)
a[n] y[n]
![Page 5: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/5.jpg)
Poles and zeros of NTF(z)
![Page 6: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/6.jpg)
Loop delayNTF(z)
![Page 7: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/7.jpg)
Loop delay SNR
![Page 8: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/8.jpg)
Design-by-optimization
+
H(s)
DAC
n.T
a[n] y[n]u(t)
x
+
H (z)
a[n] y[n]
Optimizer
NTF(z)
SNR
Stability
![Page 9: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/9.jpg)
Loop delay τ compensationResonator H(s) – fixed poles
![Page 10: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/10.jpg)
Loop delay τ compensationFree poles of H(s)
![Page 11: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/11.jpg)
Resonator Vs Free poles of H(s)
• Two regimes– Resonator optimum for low
values of τ (~ 0.2)– Real poles optimum for
moderate values of τ
• But lose noise notch– Unusual!
• What about H(s)?
![Page 12: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/12.jpg)
Ideal integrator model in H(s)large OSRs
+
H(s)
DAC
n.T
a[n] y[n]u(t)
H(s)
![Page 13: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/13.jpg)
Realistic integrators
• Finite DC gain• High frequency poles and
zeros • What is the impact of
circuits on the loop performance and stability for low OSR?
![Page 14: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/14.jpg)
Illustrative example:Integrator model to second order
)()/()(
)/()(
:
2
2
2
sDCKsKsI
andgainDCfinite
DCKsKsI
gainDCfinite
n
n
(ω2 proportion of sampling frequency)
![Page 15: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/15.jpg)
Effects of finite DC gainNTF(z)
End: 0dB
Start: 100dB
![Page 16: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/16.jpg)
Effects of finite DC gain SNR
![Page 17: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/17.jpg)
Effects of second pole ω2
NTF(z)
End: 0.5fs Hz
Start: 10fs Hz
![Page 18: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/18.jpg)
Effects of second poles ω2
NTF(z) (altogether)
![Page 19: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/19.jpg)
Effects of second poles ω2 SNR
![Page 20: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/20.jpg)
Summary
• Can cope with loop delay– Use of real poles of H(s)
• DC has a limited effect– As long as it is kept
reasonably high– But note 3rd unusually
sensitive
• ω2 is very important!– Gets worse with low OSR– Only one pole considered for
illustrative purposes!
• First integrator stage is critical– Wide bandwidth required but
• Must be low noise!
• The later the stage the lesser the effect– Third a bit more sensitive
than expected • due to feedback in H(s),
i.e. zeros of NTF(z)
![Page 21: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/21.jpg)
Conclusions
• With low OSRs, cannot design a CT without taking into consideration the integrator circuits’ response!
• Compensation– Add zeros in In(s)
• What are the optimal zero positions?
• Mitigate circuit effects by optimising the model– Expect similar mitigation seen
for loop delay
• Advantages of design-by-optimization– Optimum has zero matrix
jacobian, i.e. robust– Add circuit design criteria as
optimization constraints (e.g. bound component sizes)
• Caveat:– Depends on how well
characterised the technology is
![Page 22: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/22.jpg)
Future work
• Achievements• Generalised the mapping for
– Any H(s) – DAC shape and timings – OSR
• Fast, general and accurate– Essential for more sophisticated
integrator/DAC models• Assess the impact of circuits on
CT with a z-domain model• Developed a design-by-
optimization technique
• Future aims• Create integrator models
from realistic circuits– Optimise directly on
component values– Cascaded CT
• Practical advantages– Increase performance out of
good integrator circuit– Reduce cost with primitive
integrator
![Page 23: Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time converters and the effects of analog circuits on loop stability.](https://reader035.fdocuments.us/reader035/viewer/2022062311/5a4d1b867f8b9ab0599bce12/html5/thumbnails/23.jpg)
Qs & (hopefully) As
Thank you!