Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in...

14
Robu st Low Powe r VLSI Robust Low Power VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee

TAGS:

Transcript of Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in...

Page 1: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI

Robust

LowPower

VLSI

Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB

Arijit Banerjee

Page 2: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 2

The IssueWhen you see the routed layout it looks OK After you submit in the Advanced Circuit and have the “results” email, if you look into the PDF attached full Layout view you may see some unwanted Silk Screen texts are overlapping with your documentation

Page 3: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 3

Snapshot of No-Silk-Screen-Issue in Routed Layout

Page 4: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 4

Snapshot of Silk-Screen-Issue in the “Results” Pdf from Advanced Circuit

Page 5: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 5

How to Correct the Unwanted Silk Screen Issue?You need to modify the location or delete the “type” attribute in the Decals in the routed PCBStep 1: Right Click and Select components in the routed PCB viewStep 2: Right Click one of the components and select “Edit Decal”: You will see a popup showing “This operation can only performed in DRC off mode”: Click OK and the Decal editor will open upStep 3: Edit the “Part Type” or “Type” location by selecting properties and reducing height to 50 and setting it to 5 points width: also move the attribute to a location of the drawing where it does not overlap wit the other documentation: Otherwise delete itStep 4: Save and exit from the decal editor: it will ask to make changes to all the decals: click “ALL” to apply changes

Page 6: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 6

Screenshot of Step 1

Page 7: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 7

Screenshot of Step 2

Page 8: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 8

Screenshot of Step 2 contd.

Page 9: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 9

Screenshot of Step 3

Page 10: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 10

Screenshot of Step 3 contd.

Page 11: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 11

Screenshot of Step 4 contd.

Page 12: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 12

Corrected PDF Screenshot from Advanced Circuits Once done with the correction of Silk Screen

overlapping issue, extract and submit all the layer views to Advances circuit

Now after getting the “results” email click and see the PDF of all the layers and you will see that all the Silk Screen overlapping issue is gone

Page 13: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 13

Screenshot of Corrected Silk Screen issue

Page 14: Robust Low Power VLSI R obust L ow P ower VLSI Tutorial to Correct Unwanted Silk Screen Overlaps in the Final PCB Arijit Banerjee.

Rob

ust

Low

Power

VLSI 14

Thank You If you have any questions email at

[email protected]


Certificate No 16471 Arijit Ghosh

Certificate No 16471 Arijit Ghosh

Robust Low Power VLSI R obust L ow P ower VLSI Subthreshold Dual Mode Logic Author: A. Kaizerman, S. Fisher, and A. Fish Presenter: He, Yousef.

Robust Low Power VLSI R obust L ow P ower VLSI Subthreshold Dual Mode Logic Author: A. Kaizerman, S. Fisher, and A. Fish Presenter: He, Yousef.

DR. DAS ARIJIT

DR. DAS ARIJIT

Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.

Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.

Robust Low Power VLSI R obust L ow P ower VLSI A Method to Implement Low Energy Read Operations, and Single Cycle Write after Read in Subthreshold SRAMs.

Robust Low Power VLSI R obust L ow P ower VLSI A Method to Implement Low Energy Read Operations, and Single Cycle Write after Read in Subthreshold SRAMs.

Cover_Interview Arijit Basu

Cover_Interview Arijit Basu

18073 Arijit Sen

18073 Arijit Sen

Robust Low Power VLSI ECE 7502 S2015 Canary SRAM Built in Self Test for SRAM Write V MIN Tracking ECE 7502 Class Final Presentation Arijit Banerjee 21.

Robust Low Power VLSI ECE 7502 S2015 Canary SRAM Built in Self Test for SRAM Write V MIN Tracking ECE 7502 Class Final Presentation Arijit Banerjee 21.

Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.

Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.

Arijit Raychowdhury - icsrl.ece.gatech.eduicsrl.ece.gatech.edu/wp-content/uploads/sites/220/2017/12/AR-cv.pdfComplete CV: Arijit Raychowdhury November 26, 2017. Arijit Raychowdhury

Arijit Raychowdhury - icsrl.ece.gatech.eduicsrl.ece.gatech.edu/wp-content/uploads/sites/220/2017/12/AR-cv.pdfComplete CV: Arijit Raychowdhury November 26, 2017. Arijit Raychowdhury

Arijit Mondal Dept. of Computer Science & Engineering ...arijit/.../fetch.php?media=courses:2017:01_intro_to_dl.pdf · IIT Patna 1 Introduction to Deep Learning Arijit Mondal Dept.

Arijit Mondal Dept. of Computer Science & Engineering ...arijit/.../fetch.php?media=courses:2017:01_intro_to_dl.pdf · IIT Patna 1 Introduction to Deep Learning Arijit Mondal Dept.

Robust Low Power VLSI R obust L ow P ower VLSI CAM Export Flow He Qi.

Robust Low Power VLSI R obust L ow P ower VLSI CAM Export Flow He Qi.

Robust Low Power VLSI R obust L ow P ower VLSI Power Management Solutions for ULP SoCs Deliberate Practice – Session 3 Seyi and Aatmesh 15 th May 2013.

Robust Low Power VLSI R obust L ow P ower VLSI Power Management Solutions for ULP SoCs Deliberate Practice – Session 3 Seyi and Aatmesh 15 th May 2013.

Arijit Koley's Group of Finance

Arijit Koley's Group of Finance

Arijit Ghosh Memorial Quiz 2015 : Prelims

Arijit Ghosh Memorial Quiz 2015 : Prelims

EquitablE SolutionS for rEtaining a r obuSt StEM WorkforcE ...

EquitablE SolutionS for rEtaining a r obuSt StEM WorkforcE ...

Robust Low Power VLSI R obust L ow P ower VLSI A Charge Pump Based Receiver Circuit to Reduce Interconnect Power Dissipation Aatmesh Shrivastava.

Robust Low Power VLSI R obust L ow P ower VLSI A Charge Pump Based Receiver Circuit to Reduce Interconnect Power Dissipation Aatmesh Shrivastava.

Arijit Banerjee Dated: 12/10/2012

Arijit Banerjee Dated: 12/10/2012

Robust Low Power VLSI R obust L ow P ower VLSI A MSP430 Microcontroller with Custom Peripherals Alicia Klinefelter Dept. of Electrical Engineering, University.

Robust Low Power VLSI R obust L ow P ower VLSI A MSP430 Microcontroller with Custom Peripherals Alicia Klinefelter Dept. of Electrical Engineering, University.

Robust Low Power VLSI ECE 7502 S2015 SmartScan - Hierarchical Test Compression for Pin-limited Low Power Designs ECE 7502 Class Discussion Arijit Banerjee.

Robust Low Power VLSI ECE 7502 S2015 SmartScan - Hierarchical Test Compression for Pin-limited Low Power Designs ECE 7502 Class Discussion Arijit Banerjee.