RISC

6
RISC Regulatory Monitoring Matrix Status in the pilot project Cecilia Lind, Project Officer, Safety Unit Brussels, 29 January 2014

description

Regulatory Monitoring Matrix Status in the pilot project. Cecilia Lind, Project Officer , Safety Unit. Brussels, 29 January 2014. RISC. New initiative presented by the Safety Unit at RISC on the 5 th of June 2013. - PowerPoint PPT Presentation

Transcript of RISC

Page 1: RISC

RISC

Regulatory Monitoring MatrixStatus in the pilot project

Cecilia Lind, Project Officer, Safety UnitBrussels, 29 January 2014

Page 2: RISC

New initiative presented by the Safety Unit at RISC on the 5th of June 2013.

Aim: Better understanding of how the Member States are managing safety on a national level.

Method: Organising and analysing already available data + fill in gaps with interviews, using a model of the railway risk regulation regime.

Pilot run from autumn 2013 – June 2014.

Page 3: RISC

Basic element Sub-elementLevel of performance

1 2 3 4 5

STEERINGPolicy

Leadership

ORGANISING

Establishment

Structure

Communication

STAFFINGWorker involvement

Competence

PERFORMING

Target setting

Supervision

Approvals

Accident investigation

Monitoring

EVALUATINGAuditing

Corrective actions

Page 4: RISC

Example of MS evaluation

Page 5: RISC

Activities in the pilot project• Writing guidance document and prepare pilot (Jun-Sep)• Kick-off meetings with Ministry, NSA and NIB representatives

(Oct + Nov)• Evaluations of Belgium and Sweden (Nov-Feb)• Evaluations of Denmark, Ireland, the Netherlands and the

United Kingdom (Feb-May)• Feedback session with pilot participants (May)• Final report (June)

Benefits identified (so far): Tool for discussing the regulatory framework, finding improvement possibilities (both for MS and ERA) and best practice to be shared.

Page 6: RISC

Thank you for your attention!Contact: [email protected] (+33 327 09 67 38)

mailto:[email protected]

RISC AND CISC UNDERSTANDING THE RISC AND CISC ARCHITECTURES

RISC AND CISC UNDERSTANDING THE RISC AND CISC ARCHITECTURES

The Silent Invasion. Acorn RISC Machine or Advanced RISC Machine?

The Silent Invasion. Acorn RISC Machine or Advanced RISC Machine?

From CISC to RISC · Computer Architecture — Hadassah College — Fall 2019 From CISC to RISC Dr. Martin Land 4-6 CISC vs. Pure RISC CISC RISC Instruction Types 300 50 Addressing

From CISC to RISC · Computer Architecture — Hadassah College — Fall 2019 From CISC to RISC Dr. Martin Land 4-6 CISC vs. Pure RISC CISC RISC Instruction Types 300 50 Addressing

The RISC-V Instruction Set Manual Volume II: Privileged ...€¦ · 1.1 RISC-V Hardware Platform Terminology A RISC-V hardware platform can contain one or more RISC-V-compatible processing

The RISC-V Instruction Set Manual Volume II: Privileged ...€¦ · 1.1 RISC-V Hardware Platform Terminology A RISC-V hardware platform can contain one or more RISC-V-compatible processing

Super Risc

Super Risc

RISC-V: Berkeley Hardware for Your Berkeley Software ... · RISC-V ISA • Fifth RISC ISA from Berkeley, so RISC-V • Modular ISA: Simple base instruction set plus extensions •

RISC-V: Berkeley Hardware for Your Berkeley Software ... · RISC-V ISA • Fifth RISC ISA from Berkeley, so RISC-V • Modular ISA: Simple base instruction set plus extensions •

RISC Processor

RISC Processor

RiSC-oo.1.v Execution Example - ece.umd.edublj/RiSC/RiSC-ex.pdf · ENEE 446: Digital Computer Design — RiSC-oo.1.v Execution Example 1 ... (i.e. address 0 corresponds to the first

RiSC-oo.1.v Execution Example - ece.umd.edublj/RiSC/RiSC-ex.pdf · ENEE 446: Digital Computer Design — RiSC-oo.1.v Execution Example 1 ... (i.e. address 0 corresponds to the first

Reduced Instruction Set Computers - UC Davis ECEvojin/CLASSES/EEC70/W2004/RISC-v3.pdf · 1.1. RISC Architecture A special place in computer architecture has been given to RISC. RISC

Reduced Instruction Set Computers - UC Davis ECEvojin/CLASSES/EEC70/W2004/RISC-v3.pdf · 1.1. RISC Architecture A special place in computer architecture has been given to RISC. RISC

Beyond Risc

Beyond Risc

Tue0830 Workshop Intro & RISC-V Foundation Overview … · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together ... Tue0830 Workshop Intro & RISC-V

Tue0830 Workshop Intro & RISC-V Foundation Overview … · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together ... Tue0830 Workshop Intro & RISC-V

RiSC Profile

RiSC Profile

RISC:Reduced Instruction Set Computing. Overview What is RISC architecture? How did RISC evolve? How does RISC use instruction pipelining? How does RISC.

RISC:Reduced Instruction Set Computing. Overview What is RISC architecture? How did RISC evolve? How does RISC use instruction pipelining? How does RISC.

Embedded Software Development for RISC-V Based SoC RISC …Embedded Software Development for RISC-V Based SoCs Embedded Software Development for RISC-V Based SoC. Page §2 MINRES Technologies

Embedded Software Development for RISC-V Based SoC RISC …Embedded Software Development for RISC-V Based SoCs Embedded Software Development for RISC-V Based SoC. Page §2 MINRES Technologies

risc suveran

risc suveran

RISC, CISC, and Assemblers - Cornell University · RISC, CISC, and Assemblers ... • Complexity: CISC, RISC Assemblers ... –e.g. Mem[segment + reg + reg*scale + offset] 14 RISC

RISC, CISC, and Assemblers - Cornell University · RISC, CISC, and Assemblers ... • Complexity: CISC, RISC Assemblers ... –e.g. Mem[segment + reg + reg*scale + offset] 14 RISC

CISC, RISC and Post RISC

CISC, RISC and Post RISC

Comparison of RISC Archtectures - UNLPelectro.fisica.unlp.edu.ar/arq/downloads/Papers/RISC/IEEE_Micro_1989... · A Comparison of RISC Archtectures umerous new RISC architectures have

Comparison of RISC Archtectures - UNLPelectro.fisica.unlp.edu.ar/arq/downloads/Papers/RISC/IEEE_Micro_1989... · A Comparison of RISC Archtectures umerous new RISC architectures have

Introduction to RISC Processor · Architecture of MIPS-R4000 Processor Difference Between RISC and CISC Pros and Cons of RISC Why RISC. 3 ... All instruction will be executed in a

Introduction to RISC Processor · Architecture of MIPS-R4000 Processor Difference Between RISC and CISC Pros and Cons of RISC Why RISC. 3 ... All instruction will be executed in a

RISC ARCHITECTURE BY TEDDY LEE. TOPICS REVIEW OF RISC RISC ARCHITECTURE RISC VS. CISC PA-RISC HP ARCHITECTURE.

RISC ARCHITECTURE BY TEDDY LEE. TOPICS REVIEW OF RISC RISC ARCHITECTURE RISC VS. CISC PA-RISC HP ARCHITECTURE.