RISC Pipeline

21
Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University RISC Pipeline See: P&H Chapter 4.6

TAGS:

description

RISC Pipeline. See: P&H Chapter 4.6. A Processor. memory. register file. inst. alu. +4. +4. addr. =?. PC. d in. d out. control. cmp. offset. memory. new pc. target. imm. extend. A Processor. p. memory. register file. inst. alu. +4. addr. PC. d in. d out. control. - PowerPoint PPT Presentation

Transcript of RISC Pipeline

Page 1: RISC Pipeline

Kevin WalshCS 3410, Spring 2010

Computer ScienceCornell University

RISC Pipeline

See: P&H Chapter 4.6

Page 2: RISC Pipeline

2

A Processor

alu

PC

imm

memory

memory

din dout

addr

target

offset cmpcontrol

=?

new pc

registerfile

inst

extend

+4 +4

Page 3: RISC Pipeline

3

Write-BackMemory

InstructionFetch Execute

p

InstructionDecode

registerfile

control

A Processor

alu

imm

memory

din dout

addr

inst

PC

memory

computejump/branch

targets

new pc

+4

extend

Page 4: RISC Pipeline

4

Basic Pipeline

Five stage “RISC” load-store architecture1. Instruction fetch (IF)

– get instruction from memory, increment PC2. Instruction Decode (ID)

– translate opcode into control signals and read registers3. Execute (EX)

– perform ALU operation, compute jump/branch targets4. Memory (MEM)

– access memory if needed5. Writeback (WB)

– update register file

Slides thanks to Sally McKee & Kavita Bala

Page 5: RISC Pipeline

5

Pipelined Implementation

Break instructions across multiple clock cycles (five, in this case)

Design a separate stage for the execution performed during each clock cycle

Add pipeline registers to isolate signals between different stages

Page 6: RISC Pipeline

6

Write-BackMemory

InstructionFetch Execute

InstructionDecode

extend

registerfile

control

Pipelined Processor

alu

memory

din dout

addrPC

memory

newpc

inst

IF/ID ID/EX EX/MEM MEM/WB

imm

BA

ctrl

ctrl

ctrl

BD D

M

computejump/branch

targets

+4

Page 7: RISC Pipeline

7

IF

Stage 1: Instruction Fetch

Fetch a new instruction every cycle• Current PC is index to instruction memory• Increment the PC at end of cycle (assume no branches for now)

Write values of interest to pipeline register (IF/ID)• Instruction bits (for later decoding)• PC+4 (for later computing branch targets)

Page 8: RISC Pipeline

8

IF

PC

instructionmemory

newpc

inst

addr mc

00 = read word

1

IF/ID

WE 1

Rest

of p

ipel

ine

+4

PC+4

pcsel

pcregpcrel

pcabs

Page 9: RISC Pipeline

9

ID

Stage 2: Instruction Decode

On every cycle:• Read IF/ID pipeline register to get instruction bits• Decode instruction, generate control signals• Read from register file

Write values of interest to pipeline register (ID/EX)• Control information, Rd index, immediates, offsets, …• Contents of Ra, Rb• PC+4 (for computing branch targets later)

Page 10: RISC Pipeline

10

ID

ctrl

ID/EX

Rest

of p

ipel

ine

PC+4

inst

IF/ID

PC+4

Stag

e 1:

Inst

ructi

on F

etch

registerfile

WERd

Ra Rb

DB

A

BA

extend imm

decode

result

dest

Page 11: RISC Pipeline

11

EX

Stage 3: Execute

On every cycle:• Read ID/EX pipeline register to get values and control bits• Perform ALU operation• Compute targets (PC+4+offset, etc.) in case this is a branch• Decide if jump/branch should be taken

Write values of interest to pipeline register (EX/MEM)• Control information, Rd index, …• Result of ALU operation• Value in case this is a memory store instruction

Page 12: RISC Pipeline

12

Stag

e 2:

Inst

ructi

on D

ecod

e

pcrel

pcabs

EX

ctrl

EX/MEM

Rest

of p

ipel

ine

BD

ctrl

ID/EX

PC+4

BA

alu

+

||

branch?

imm

pcsel

pcreg

Page 13: RISC Pipeline

13

MEM

Stage 4: Memory

On every cycle:• Read EX/MEM pipeline register to get values and control bits• Perform memory load/store if needed

– address is ALU result

Write values of interest to pipeline register (MEM/WB)• Control information, Rd index, …• Result of memory operation• Pass result of ALU operation

Page 14: RISC Pipeline

14

MEM

ctrl

MEM/WB

Rest

of p

ipel

ine

Stag

e 3:

Exe

cute

MD

ctrl

EX/MEM

BD

memory

din dout

addr

mc

Page 15: RISC Pipeline

15

WB

Stage 5: Write-back

On every cycle:• Read MEM/WB pipeline register to get values and control bits• Select value and write to register file

Page 16: RISC Pipeline

16

WB

Stag

e 4:

Mem

ory

ctrl

MEM/WB

MD

result

dest

Page 17: RISC Pipeline

17IF/ID

+4

ID/EX EX/MEM MEM/WB

mem

din dout

addrinst

PC+4

OP

BA

Rd

BD

MD

PC+4

imm

OP

Rd

OP

Rd

PC

instmem

Rd

Ra Rb

DB

A

Page 18: RISC Pipeline

18

Example

add r3, r1, r2; nand r6, r4, r5; lw r4, 20(r2); add r5, r2, r5; sw r7, 12(r3);

Page 19: RISC Pipeline

19

0:add1:nand2:lw3:add4:sw

r0r1r2r3r4r5r6r7

0369

12187

4122

IF/ID

+4

ID/EX EX/MEM MEM/WB

mem

din dout

addrinst

PC+4

OP

BA

Rd

BD

MD

PC+4

imm

OP

Rd

OP

Rd

PC

instmem

77

add r3, r1, r2nand r6, r4, r5 add r3, r1, r2lw r4, 20(r2) nand r6, r4, r5 add r3, r1, r2add r5, r2, r5 lw r4, 20(r2) nand r6, r4, r5 add r3, r1, r2sw r7, 12(r3) add r5, r2, r5 lw r4, 20(r2) nand r6, r4, r5 add r3, r1, r2sw r7, 12(r3) add r5, r2, r5 lw r4, 20(r2) nand r6, r4, r5sw r7, 12(r3) add r5, r2, r5 lw r4, 20(r2)sw r7, 12(r3) add r5, r2, r5 sw r7, 12(r3)

Rd

Ra Rb

DB

A

Page 20: RISC Pipeline

20

Time Graphs

1 2 3 4 5 6 7 8 9

add

nand

lw

add

sw

Clock cycle

Latency:Throughput:Concurrency:

CPI =

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

Page 21: RISC Pipeline

21

Pipelining Recap

Powerful technique for masking latencies• Logically, instructions execute one at a time• Physically, instructions execute in parallel

– Instruction level parallelism

Abstraction promotes decoupling• Interface (ISA) vs. implementation (Pipeline)


Midterm Summer 2017 - GitHub Pages...3 5. What are the basic five stages of the RISC pipeline, and explain the functions of each stage (3 points) IF, ID, EXE, MEM, WB 6. Pipeline CPU

Midterm Summer 2017 - GitHub Pages...3 5. What are the basic five stages of the RISC pipeline, and explain the functions of each stage (3 points) IF, ID, EXE, MEM, WB 6. Pipeline CPU

RISC-V PROCESSOR · PDF file1 RISC-V ISA standard many RISC-V HW architecture variants: ... i.e. 32 or 64 bits. ... decoding logic, bit-width conversions, pipeline control, ALU

RISC-V PROCESSOR · PDF file1 RISC-V ISA standard many RISC-V HW architecture variants: ... i.e. 32 or 64 bits. ... decoding logic, bit-width conversions, pipeline control, ALU

TSK3000A 32-bit RISC Processor - Altium tsk3000a 32 bit risc...TSK3000A 32-bit RISC Processor CR0121 (v1.3) May 09, 2005 3 RISC Processor Background RISC, or Reduced Instruction Set

TSK3000A 32-bit RISC Processor - Altium tsk3000a 32 bit risc...TSK3000A 32-bit RISC Processor CR0121 (v1.3) May 09, 2005 3 RISC Processor Background RISC, or Reduced Instruction Set

Tom Paone RISC to RISC Transition Procedures ... - … transition procedures... · Tom Paone RISC to RISC Transition Procedures. 2 o Use the WRKHDWRSC *STG and WRKDEVD commands to

Tom Paone RISC to RISC Transition Procedures ... - … transition procedures... · Tom Paone RISC to RISC Transition Procedures. 2 o Use the WRKHDWRSC *STG and WRKDEVD commands to

Lecture 08: RISC-V Pipeline Implementation€¦ · Lecture 08: RISC-V Pipeline Implementation CSCE 513 Computer Architecture Department of Computer Science and Engineering Yonghong

Lecture 08: RISC-V Pipeline Implementation€¦ · Lecture 08: RISC-V Pipeline Implementation CSCE 513 Computer Architecture Department of Computer Science and Engineering Yonghong

The future of operating systems on RISC-VThe future of operating systems on RISC-V ... Introduction to RISC-V RISC-V status Selected RISC-V topics RISC-V and open hardware: the future

The future of operating systems on RISC-VThe future of operating systems on RISC-V ... Introduction to RISC-V RISC-V status Selected RISC-V topics RISC-V and open hardware: the future

RISC By Ryan Aldana. Agenda Brief Overview of RISC and CISC Features of RISC Instruction Pipeline Register Windowing and renaming Data Conflicts Branch.

RISC By Ryan Aldana. Agenda Brief Overview of RISC and CISC Features of RISC Instruction Pipeline Register Windowing and renaming Data Conflicts Branch.

RISC ARCHITECTURE BY TEDDY LEE. TOPICS REVIEW OF RISC RISC ARCHITECTURE RISC VS. CISC PA-RISC HP ARCHITECTURE.

RISC ARCHITECTURE BY TEDDY LEE. TOPICS REVIEW OF RISC RISC ARCHITECTURE RISC VS. CISC PA-RISC HP ARCHITECTURE.

Tue0830 Workshop Intro & RISC-V Foundation Overview … · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together ... Tue0830 Workshop Intro & RISC-V

Tue0830 Workshop Intro & RISC-V Foundation Overview … · § RISC-V Foundation Overview ... and open RISC-V instruction set architecture together ... Tue0830 Workshop Intro & RISC-V

EVALUATOR RISC

EVALUATOR RISC

RISC AND CISC UNDERSTANDING THE RISC AND CISC ARCHITECTURES

RISC AND CISC UNDERSTANDING THE RISC AND CISC ARCHITECTURES

The Silent Invasion. Acorn RISC Machine or Advanced RISC Machine?

The Silent Invasion. Acorn RISC Machine or Advanced RISC Machine?

RISC Processor

RISC Processor

1 PIPELINE AND VECTOR PROCESSING CHAPTER # 9. 2 CONTENTS Parallel Processing Pipelining Arithmetic Pipeline Instruction Pipeline RISC Pipeline Vector.

1 PIPELINE AND VECTOR PROCESSING CHAPTER # 9. 2 CONTENTS Parallel Processing Pipelining Arithmetic Pipeline Instruction Pipeline RISC Pipeline Vector.

CISC, RISC, and Post-RISC Computers

CISC, RISC, and Post-RISC Computers

Introduction to RISC Assembly Language - Lagout to RISC... · Introduction to RISC Assembly Language Programming ... clean RISC (Reduced Instruction Set Computer) machine, which makes

Introduction to RISC Assembly Language - Lagout to RISC... · Introduction to RISC Assembly Language Programming ... clean RISC (Reduced Instruction Set Computer) machine, which makes

Advance Information MPC7410 RISC Microprocessor … · • AltiVec registers are described in Table 3. ... “AltiVec Vector Arithmetic Logic Unit ... The VFPU has four pipeline stages

Advance Information MPC7410 RISC Microprocessor … · • AltiVec registers are described in Table 3. ... “AltiVec Vector Arithmetic Logic Unit ... The VFPU has four pipeline stages

Un Architettura Risc - Pipeline Il Processore Deluxe - DLX

Un Architettura Risc - Pipeline Il Processore Deluxe - DLX

RISC:Reduced Instruction Set Computing. Overview What is RISC architecture? How did RISC evolve? How does RISC use instruction pipelining? How does RISC.

RISC:Reduced Instruction Set Computing. Overview What is RISC architecture? How did RISC evolve? How does RISC use instruction pipelining? How does RISC.

N N RISC RISC N

N N RISC RISC N