RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC...
Transcript of RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC...
![Page 1: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/1.jpg)
RFNoC: RF Network on ChipJonathon Pendlum
12/17/2014
![Page 2: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/2.jpg)
Introduction
R&D Engineer at Ettus
Graduated Northeastern University with MS in CompE
Active in SDR since 2007
SDR Research Group at Purdue University
GNU Radio Google Summer of Code 2013
http://gnuradio.org/redmine/projects/gnuradio/wiki/Zynq
![Page 3: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/3.jpg)
Before RFNoC – Short FPGA Primer
Field Programmable Gate Array
Xilinx, Altera, & Microsemi
Sea of logic blocks with programmable interconnect
Lookup Tables, Registers, Block RAMs, Multipliers
![Page 4: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/4.jpg)
Why are FPGAs useful?
Extreme Parallelism
1000s of Multipliers
Highly Deterministic
Flexible I/O
System glue / Interface many devices
Reprogrammable
Programming Language Support
Low level: Verilog, SystemVerilog, VHDL
High level: SystemC, MyHDL, Chisel, Vivado HLS
![Page 5: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/5.jpg)
FPGAs & SDR
Extreme Parallelism Example: Fast Fourier Transform
![Page 6: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/6.jpg)
FPGAs & SDR
Serial Processing
![Page 7: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/7.jpg)
FPGAs & SDR
Parallel Processing
![Page 8: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/8.jpg)
Big FPGAs in Ettus Third Gen Devices
X300 / X310
Xilinx Kintex 7
406K Logic Cells; 3840 kB Memory; 1540 Multipliers
Free Space ~85%
200 MHz of instantaneous bandwidth
![Page 9: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/9.jpg)
The Goal
Heterogeneous processing
Composable & modular both on GPP and FPGA
Move blocks to the platform that makes most sense
Reuse and rearrange blocks
![Page 10: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/10.jpg)
RF Network-on-Chip
![Page 11: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/11.jpg)
What does RFNoC do?
Makes FPGA acceleration more accessible Dedicated FPGA space for computation engines
FIR filter, FFT, Polyphase filter, Correlator
OFDM Sync, Costas Loop, Bit Sync, Crypto
Low latency protocol processing
Handles Data Transport
Packetization and routing
Flow control
No host is necessary
Simple data and control interfaces
AXI Stream connections (industry standard)
Large library of existing IP
Each computation engine in its own clock domain
Software API to configure crossbar and transfer data
computation engines
Supported in GNU Radio
![Page 12: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/12.jpg)
Traditional Flowgraph
![Page 13: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/13.jpg)
Traditional Flowgraph
![Page 14: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/14.jpg)
RFNoC Flowgraph
![Page 15: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/15.jpg)
RFNoC Flowgraph
![Page 16: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/16.jpg)
RFNoC Flowgraph
![Page 17: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/17.jpg)
RFNoC Flowgraph
![Page 18: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/18.jpg)
DEMO
![Page 19: RFNoC: RF Network on Chip - Meetupfiles.meetup.com/18094742/RFNoC_cyberspectrum.pdfBefore RFNoC –Short FPGA Primer Field Programmable Gate Array Xilinx, Altera, & Microsemi Sea of](https://reader033.fdocuments.us/reader033/viewer/2022050214/5f608eba5b652125fd559107/html5/thumbnails/19.jpg)
Beta Release Available Now!
See RFNoC Getting Started Wiki to install:
github.com/EttusResearch/uhd/wiki/RFNoC:-Getting-Started
EttusResearch UHD / GNU Radio repos – rfnoc-devel branch
X300/X310 supported, E310 coming soon
Rapid development – check USRP mailing list
Questions: [email protected]
Jonathon Pendlum – [email protected]
Matt Ettus – [email protected]
Martin Braun – [email protected]