Defect-Aware Design Paradigm for Reconfigurable Architectures
Reconfigurable Communication System Design
description
Transcript of Reconfigurable Communication System Design
![Page 1: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/1.jpg)
Anthony Gaught
Advisors:Dr. In Soo Ahn and Dr. Yufeng Lu
Department of Electrical and Computer EngineeringBradley University, Peoria, Illinois
May 7, 2013
Reconfigurable Communication System Design
1
![Page 2: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/2.jpg)
MotivationProject GoalsIntroduction to QPSKSystem Block DiagramDesign MethodologySimulation ResultsHardware ResultsConclusionsReferences
2
Outline
![Page 3: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/3.jpg)
In cellular systems, different data rates are achieved by adjusting modulation and channel coding schemes. A reconfigurable system can meet the ever-increasing demands and reduce the cost of system.
Quadrature Phase Shift Keying (QPSK) is one of the modulation methods adopted in various wireless communication standards.
Different design tools are available to design and implement communication systems. Each has its own advantages and disadvantages.
3
Motivation
![Page 4: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/4.jpg)
Design a complete QPSK communication system on Field Programmable Gate Arrays(FPGAs) using hardware description language (HDL).
Implement a carrier recovery circuit and a digital phase locked loop to resolve carrier offset in the receiver.
Design and verify the communication system in an efficient way.
Construct the system with hardware-efficient modules which can be reusable and expandable with additional features in the future.
4
Project Goals
![Page 5: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/5.jpg)
s(t) = I(t)cos(2πfct) – Q(t)sin(2πfct)
5
QPSK Constellation Plot
Each symbol represents two bits of data.
I and Q bits are determined based on the phase of the received symbol.
![Page 6: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/6.jpg)
A small frequency offset is present between the transmitter and receiver.
Coherent detection is achieved by using a phase locked loop (PLL).
A direct digital synthesizer creates coherent sine and cosine carriers.
6
Carrier Recovery Carrier signals from the transmitter and receiver need to be
synchronized in order to correctly demodulate the received data.
![Page 7: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/7.jpg)
7
Calculating Phase Error
Ihat(n) and Qhat(n) are the outputs from decimators.
I(n) and Q(n) are estimated hard-decoded data.
Φ is the phase error. Phase error is used to adjust
the frequency and phase of the local oscillator.
)()()(ˆ)(ˆ)(ˆ)()(ˆ)()sin(2222 nQnInQnI
nInQnQnI
)sin(
)(ˆ)()(ˆ)( nInQnQnI
![Page 8: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/8.jpg)
8
Proportional and Integral (PI) Control
BW 2
KHzBW 1
2
2
214
iK
22122
pK
PI control provides a means to control bandwidth and dampening factor.
By optimizing Kp and Ki fast locking time and reduced jitter can be achieved.
Bandwidth is chosen first and other parameters are derived using the equations to the left.
![Page 9: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/9.jpg)
Static phase error can occur at integer multiples of 90 degrees
Four possible states as seen on the constellation grid Can be corrected by differential coding or transmitting a
known sequence to synchronize the system
9
Phase Ambiguity
![Page 10: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/10.jpg)
Raised cosine filter Reduces inter-symbol interference (ISI) Improves bandwidth
10
Signal Shaping
0 5 10 15 20 25 30-20
0
20
40
60
80
# of Filter coefficients
![Page 11: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/11.jpg)
11
System Specifications
System clock frequency 50 MHz 50 MHz Carrier Frequency 12.5 MHz 184
KHz Symbol Rate 6.25 Msps 91.9
Ksps Data Rate 12.5 Mbps 184
Kbps Maximum Carrier Offset 1 KHz 14.7 Hz
Specification one FPGA two FPGAs
![Page 12: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/12.jpg)
The QPSK signal, s(t), includes in-phase component, I(t), and quadrature component, Q(t).
r(t) = s(t) + n(t) where n(t) is noise.
12
System Block Diagram
Sequence Generator
LPF
LPF
)2cos( tfc
)2sin( tf c
)(tQ
)(tI
)(ts
)(tI seq
)(tQseqLPF
LPF
)~2cos( tf c )( tI r
)(tQr
)( tr
)(^
tI
)(^
tQ
NCO NCO
)~2sin( tf c
Carrier and Phase Recovery
Decision
![Page 13: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/13.jpg)
13
Design Methodology
Present Design Block (MATLAB)
Present Design Block
(VHDL)
Block Memory (VHDL)
Sequence generated
in MATLAB
Simulation Results
(MATLAB)
Simulation Results(VHDL)
2-TO-1 Selector
Next Design Block (MATLAB)
Next Design Block
(VHDL)
Simulation Results
(MATLAB)
Simulation Results(VHDL)
Design Verification
Next Design Block(Simulation and Verification)
MAT
LAB o
nly
VHDL
only
MAT
LAB a
nd V
HDL
![Page 14: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/14.jpg)
VHDL simulation results plotted are against the SIMULINK model results using MATLAB.
Fixed point representation is used throughout the HDL design.
14
Simulation Results
![Page 15: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/15.jpg)
Data type: FIX 12_11
15
Pulse Shaping Filter Outputs
![Page 16: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/16.jpg)
Data type: FIX 12_11
16
Modulated Signal s(n)
![Page 17: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/17.jpg)
Data type: FIX 12_11
17
Demodulator Outputs
![Page 18: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/18.jpg)
Data type: FIX 16_15
18
Decimator Outputs
![Page 19: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/19.jpg)
Error on Ihat and Qhat due to fixed point representation and truncation
Ihat Mean square error = 5.44 x 10-5
Qhat Mean square error = 5.68 x 10-5
19
SIMULINK VS. VHDL (Ihat & Qhat)
![Page 20: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/20.jpg)
Data type: FIX 32_31
20
Carrier Recovery Output
Frequency offset = 500 Hz Mean square error = 1.86 x 10-11
![Page 21: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/21.jpg)
Data type: FIX 2_0
21
Transmitted vs. Received Data
![Page 22: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/22.jpg)
The design is implemented on Spartan 3E Boards. P-mod DA2 and P-mod AD1 modules are used transmit the
signal between FPGAs. Signals of interest are displayed on an oscilloscope.
22
Hardware Results
![Page 23: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/23.jpg)
Constellation plot for the transmitted data
23
Transmitted Data
![Page 24: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/24.jpg)
Constellation plot for the received data Transmitter and receiver on the same FPGA s(n) is an internal digital signal.
24
Received Data
Frequency offset < 1 KHz Frequency offset > 1 KHz
![Page 25: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/25.jpg)
25
Received Data Cont.
Frequency offset < 14.7 Hz Frequency offset > 14.7 Hz
Constellation plot for the received data Transmitter and receiver on separate FPGAs s(t) is an external analog signal.
![Page 26: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/26.jpg)
Data type: FIX 2_0
26
Transmitted vs. Received Data
(From top down)
Transmitted data Received data on the same
FPGA Received data on separate
FPGAs
![Page 27: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/27.jpg)
27
Observed Phase Ambiguity
It Qt Ir
Qr
(From top down)
![Page 28: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/28.jpg)
28
Observed Phase Ambiguity Cont.
(From top down)
It Qt Ir
Qr
![Page 29: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/29.jpg)
Correct for phase ambiguity
Wireless transmission of the modulated signal
Implementation of other modulation schemes such as higher order PSK, quadrature amplitude modulation (QAM) or others
29
Possible Future Features
![Page 30: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/30.jpg)
In this project, a reconfigurable QPSK communication system has been designed using HDL.
The system has been implemented on low-cost Xilinx Spartan3E boards.
An efficient verification flow has been applied to the design.
Carrier recovery circuit and digital phase locked loop are used to resolve carrier offset which is essential for decoding of the transmitted data.
30
Conclusions
![Page 31: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/31.jpg)
Anton Rodriguez, and Michael Mensinger Jr., “Software-defined Radio using Xilinx”, Senior Project Report, Department of Electrical and Computer Engineering, Bradley University, Peoria Illinois, May 2011.
Anthony Gaught, Alexander Norton, and Christopher Brady., “FPGA-based 16 QAM communication system”, Digilent design contest Report, Department of Electrical and Computer Engineering, Bradley University, Peoria Illinois, April 2012.
Leon Couch, “Digital and analog communication systems”, 8th edition, Boston: Pearson, 2013.
31
References
![Page 32: Reconfigurable Communication System Design](https://reader036.fdocuments.us/reader036/viewer/2022062501/56816387550346895dd47491/html5/thumbnails/32.jpg)
32
Questions