Programmable Folding: Computational Design with an Embedded Assembly Logic
Programmable Logic System Design
-
Upload
ciara-crosby -
Category
Documents
-
view
30 -
download
4
description
Transcript of Programmable Logic System Design
-
Programmable Logic System DesignLab03- Simulation PreliminarySOC LAB.
Chang-Ting Chen2013.10
-
Lab Description Spartan-3 Starter Kit Board
VHDL Switch LED
I/O(I/O Pins)(*.bit) FPGA
-
Spartan-3 Starter Kit Board
-
Create Xilinx Project Xilinx Project Lab1
Device Family Spartan3
Device (xc3s200/xc3s400)
Package ft256
Xilinx
-
Use Switches to Light LEDslibrary IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.STD_LOGIC_ARITH.ALL;use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity demo isPort (swt : in std_logic_vector(7 downto 0);led : out std_logic_vector(7 downto 0));end demo;
architecture Behavioral of demo isbeginled(7 downto 0)
-
Pin AssignmentAdd the Implementation Constraints File
-
Pin Assignment (Contd)FPGA Loc
-
Pin Assignment (Contd)Properties of Generate Programming File Properties
-
Pin Assignment (Contd)Check Create Bit File ()FPGA Start-Up Clock => JTAG Clock
-
Programming Process
-
Programming Process (Contd)Select Boundary-Scan Mode ()Select Automatically connect and identify ()
-
Detecting Boundary-scan Chain
-
Assign Configuration File to FPGA
-
Bypass Platform Flash PROM
-
Program ProcessProgram
-
Programming succeeded Verify OK
-
AssignmentVHDL Download