Pentium 8086 Instruction Format
-
Upload
anush-hp-bhardhwaj -
Category
Engineering
-
view
48 -
download
8
Transcript of Pentium 8086 Instruction Format
![Page 1: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/1.jpg)
COMPUTER ORGANISATION THE INSTRUCTIONS AND CACHE OF PENTIUM MICROPROCESSOR
ANUSH HP
![Page 2: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/2.jpg)
OVERVIEW PENTIUM INSTRUCTION FORMAT INSTRUCTION LENGTH INSTRUCTION SET EXTENSIONS P III INSTRUCTION EXECUTION UNITS PENTIUM 4 INSTRUCTION SET PENTIUM IV PROCESSOR ARCHITECTURE CACHE STRUCTURE BLOCK DIAGRAM of CACHE STRUCTURE CACHE ORGANIZATION CPU & CACHE HANDLING
![Page 3: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/3.jpg)
PENTIUM INSTRUCTION FORMAT Supports 8, 16, 32-bit operands.
It defined layout of bit in an instruction which includes Opcodes.
Officially 17 addressing modes, arguably more.
Keyed off the opcode and prefixes
Identical “assembly language” from old 8080 CPU.
It has more than one instruction format in an instruction set.
![Page 4: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/4.jpg)
INSTRUCTION LENGTHIt is affected and also affects the system inMemory SizeMemory OrganizationBus structureOpcodes and OperandsCPU ComplexityCPU speed
![Page 5: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/5.jpg)
INSTRUCTION SET EXTENSIONS Each new processor brought new instructions
• Specialized sets, too80x87 Math Co-Processor
• Introduced floating point instructions and stack• Integrated into later processors
MMX (1997)• SIMD instructions, 8 integer registers @ 64 bits (reused FP)
3DNow! (AMD in 1997)• MMX extended to support floating point operations
SSE (1999; SSE2 in 2000 for integers)• 8 giant 128-bit registers for SIMD operation
![Page 6: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/6.jpg)
P III INSTRUCTION EXECUTION UNITS
![Page 7: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/7.jpg)
PENTIUM 4 INSTRUCTION SET Embeds a RISC architecture and pipelining within a CISC
instruction set• Instructions fetched to CPU• Translated into internal RISC-style “microinstructions”• Microinstructions are stored in the level 0 instruction cache• CPU execution logic executes microinstructions in a
pipelined fashion.Retains compatibility with old Pentium and x86 code while
achieving RISC-like performance.
![Page 8: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/8.jpg)
PENTIUM IV PROCESSOR ARCHITECTURE
![Page 9: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/9.jpg)
CACHE STRUCTURECache structure gives info in-depth regarding the cache of
the original Pentium processor. It include cache organization, operation modes, and
methods to ensuring cache consistency.Cache is located on-chip and is divided into separate pieces;
one for data and one for code, each at 8KB.This division is done to maximize both flexibility and
performance by allowing both code and data caches to readily cross page boundaries without having to overwrite one another.
![Page 10: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/10.jpg)
BLOCK DIAGRAM OF CACHE STRUCTURE
![Page 11: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/11.jpg)
CACHE ORGANIZATIONIn a set-associative structure the cache is divided into equal
sections called cache ways. The cache page size is equal to the size of the cache way and
each cache way is treated like a small direct mapped cache. In a 2-way scheme, two lines of memory may be stored at any
time.The Pentium processor’s cache line size is 32 bytes and is filled
by a burst of four reads on the processor’s 64-bit data bus. Each cache way contains 128 cache lines and the cache page
size is 4K, or 128 lines.
![Page 12: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/12.jpg)
CPU AND CACHE HANDLING Activities that occurs when there is a cache miss
• A stall, like a pipeline stall, but simpler.• We stall the whole CPU - inefficient but it’s the best approach.
When user writes a data• “Write through” runs the write while CPU proceeds• Other CPU accesses get the cached, updated value• “Write miss” - obvious approach isn’t efficient• Use a “write buffer” to catch missed writes
![Page 13: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/13.jpg)
QUESTIONS ???
![Page 14: Pentium 8086 Instruction Format](https://reader035.fdocuments.us/reader035/viewer/2022081503/58f9ad43760da3da068b9687/html5/thumbnails/14.jpg)
THANK YOU