PCWrite = 1 AddrSel = 1 MemRead = 1 MemWrite = 0 IRLoad = 1 R1Sel = X MDRload = X R1R2Load = 0
1
PCWrite = 1 AddrSel = 1 MemRead = 1 MemWrite = 0 IRLoad = 1 R1Sel = X MDRload = X R1R2Load = 0 ALU1 = 0 ALU2 = 001 ALUOp= 000 ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 ADD, SUB or NAND PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = X MDRload = X R1R2Load = 0 ALU1 = 1 ALU2 = 000 ALUop = oper. ALUOutWrite = 1 RFWrite = 0 RegIn = X FlagWrite = 0 PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = 0 MDRload = X R1R2Load = 0 ALU1 = X ALU2 = XXX ALUop = XXX ALUOutWrite = 0 RFWrite = 1 RegIn = 0 FlagWrite = 1 PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = X MDRload = X R1R2Load = 0 ALU1 = 1 ALU2 = 000 ALUop = SHIFT ALUOutWrite = 1 RFWrite = 0 RegIn = X FlagWrite = 0 SHIFT PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = 1 MDRload = X R1R2Load = 1 ALU1 = X ALU2 = XXX ALUop = XXX ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = X MDRload = X R1R2Load = 0 ALU1 = 1 ALU2 = 000 ALUop = OR ALUOutWrite = 1 RFWrite = 0 RegIn = X FlagWrite = 0 PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = 1 MDRload = X R1R2Load = 0 ALU1 = X ALU2 =XXX ALUop = XXX ALUOutWrite = 1 RFWrite = 1 RegIn = 0 FlagWrite = 1 ORI PCWrite = 0 AddrSel = 0 MemRead = 1 MemWrite = 0 IRLoad = 0 R1Sel = 0 MDRload = 1 R1R2Load = 0 ALU1 = X ALU2 = XXX ALUop = XXX ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = 0 MDRload = X R1R2Load = 0 ALU1 = X ALU2 =XXX ALUop = XXX ALUOutWrite = 1 RFWrite = 1 RegIn = 1 FlagWrite = 0 LOAD PCWrite = 0 AddrSel = 0 MemRead = 0 MemWrite = 1 IRLoad = 0 R1Sel = 0 MDRload = X R1R2Load = 0 ALU1 = X ALU2 = XXX ALUop = XXX ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 STORE PCWrite = ‘N AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = X MDRload = X R1R2Load = X ALU1 = 0 ALU2 = 010 ALUop = 000 ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 BPZ PCWrite = Z AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = X MDRload = X R1R2Load = X ALU1 = 0 ALU2 = 010 ALUop = 000 ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 BZ PCWrite = Z’ AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = X MDRload = X R1R2Load = X ALU1 = 0 ALU2 = 010 ALUop = 000 ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0 BNZ PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = 0 MDRload = X R1R2Load = 1 ALU1 = X ALU2 = XXX ALUop = XXX ALUoutWrite = X RFWrite = 0 RegIn = X FlagWrite = 1
description
PCWrite = 1 AddrSel = 1 MemRead = 1 MemWrite = 0 IRLoad = 1 R1Sel = X MDRload = X R1R2Load = 0 ALU1 = 0 ALU2 = 001 ALUOp= 000 ALUOutWrite = X RFWrite = 0 RegIn = X FlagWrite = 0. PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0 IRLoad = 0 R1Sel = 0 MDRload = X - PowerPoint PPT Presentation
Transcript of PCWrite = 1 AddrSel = 1 MemRead = 1 MemWrite = 0 IRLoad = 1 R1Sel = X MDRload = X R1R2Load = 0
PCWrite = 1 AddrSel = 1 MemRead = 1 MemWrite = 0IRLoad = 1R1Sel = XMDRload = XR1R2Load = 0ALU1 = 0ALU2 = 001ALUOp= 000ALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
ADD, SUB or N
AND
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = XMDRload = XR1R2Load = 0ALU1 = 1ALU2 = 000ALUop = oper.ALUOutWrite = 1RFWrite = 0 RegIn = XFlagWrite = 0
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = 0MDRload = XR1R2Load = 0ALU1 = XALU2 = XXXALUop = XXXALUOutWrite = 0RFWrite = 1 RegIn = 0FlagWrite = 1
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = XMDRload = XR1R2Load = 0ALU1 = 1ALU2 = 000ALUop = SHIFTALUOutWrite = 1RFWrite = 0 RegIn = XFlagWrite = 0
SHIFT
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = 1MDRload = XR1R2Load = 1ALU1 = XALU2 = XXXALUop = XXXALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = XMDRload = XR1R2Load = 0ALU1 = 1ALU2 = 000ALUop = ORALUOutWrite = 1RFWrite = 0 RegIn = XFlagWrite = 0
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = 1MDRload = XR1R2Load = 0ALU1 = XALU2 =XXXALUop = XXXALUOutWrite = 1RFWrite = 1 RegIn = 0FlagWrite = 1
ORIPCWrite = 0 AddrSel = 0 MemRead = 1 MemWrite = 0IRLoad = 0R1Sel = 0MDRload = 1R1R2Load = 0ALU1 = XALU2 = XXXALUop = XXXALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = 0MDRload = XR1R2Load = 0ALU1 = XALU2 =XXXALUop = XXXALUOutWrite = 1RFWrite = 1 RegIn = 1FlagWrite = 0
LOAD
PCWrite = 0 AddrSel = 0 MemRead = 0 MemWrite = 1IRLoad = 0R1Sel = 0MDRload = XR1R2Load = 0ALU1 = XALU2 = XXXALUop = XXXALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
STOREPCWrite = ‘N AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = XMDRload = XR1R2Load = XALU1 = 0ALU2 = 010ALUop = 000ALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
BPZ
PCWrite = Z AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = XMDRload = XR1R2Load = XALU1 = 0ALU2 = 010ALUop = 000ALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
BZ
PCWrite = Z’ AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = XMDRload = XR1R2Load = XALU1 = 0ALU2 = 010ALUop = 000ALUOutWrite = XRFWrite = 0 RegIn = XFlagWrite = 0
BNZ
PCWrite = 0 AddrSel = X MemRead = 0 MemWrite = 0IRLoad = 0R1Sel = 0MDRload = XR1R2Load = 1ALU1 = XALU2 = XXXALUop = XXXALUoutWrite = XRFWrite = 0 RegIn = XFlagWrite = 1
![$1RYHO2SWLRQ &KDSWHU $ORN6KDUPD +HPDQJL6DQH … · 1 1 1 1 1 1 1 ¢1 1 1 1 1 ¢ 1 1 1 1 1 1 1w1¼1wv]1 1 1 1 1 1 1 1 1 1 1 1 1 ï1 ð1 1 1 1 1 3](https://static.fdocuments.us/doc/165x107/5f3ff1245bf7aa711f5af641/1ryho2swlrq-kdswhu-orn6kdupd-hpdqjl6dqh-1-1-1-1-1-1-1-1-1-1-1-1-1-1.jpg)
![Multi Cycle Datapath - Kalamazoo College · 4 Read address Instruction memory PC 1 0 0 1 0 1 M u x 0 1 ALU control Instruction [5–0] ... Instruction [15–0] RegDst Branch MemRead](https://static.fdocuments.us/doc/165x107/60a28499cc7de92fad76b860/multi-cycle-datapath-kalamazoo-4-read-address-instruction-memory-pc-1-0-0-1-0.jpg)