High- performance Complex Programmable Logic Device ATF1504AS
P rogrammable Logic Device Devices and Applications
description
Transcript of P rogrammable Logic Device Devices and Applications
![Page 1: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/1.jpg)
Programmable Logic Device
Devices and Applications
![Page 2: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/2.jpg)
• Architecture and Characteristic of PLD• FPGA Devices• Development Boards• FPGA Design Flow• Application in Signal Processing
T o p i c s
![Page 3: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/3.jpg)
Architecture of MAX 7000 MacroCell
![Page 4: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/4.jpg)
Architecture of MAX 7000
![Page 5: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/5.jpg)
Architecture of CycloneIII LE
![Page 6: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/6.jpg)
Architecture of CycloneIII LAB
![Page 7: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/7.jpg)
Connection between LABs
![Page 8: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/8.jpg)
Difference between CPLD & FPGA
CPLD FPGAarchitecture Product term Look up Tableconfiguration inner EEPROM outer EEPROM
resource Rich in combination
Rich in Flip-Flops
density Low HighUsed Filed Logical control Complex
algorithmsOther
resource- EAB , PLL
security good So so
![Page 9: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/9.jpg)
Global PLD Providers• www.altera.com– Inventor of CPLD , Best FPGA
• www.xilinx.com– Inventor of FPGA , Best FPGA
• www.latticesemi.com– Inventor of ISP
• www.actel.com– For G.I. and Astrionics
![Page 10: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/10.jpg)
40nm 、 65nm 、 90nm 、 130nm High Performance FPGAs
65nm 、 90nm 、 130nm Low Cost FPGAs
CPLDs based on LUT
General CPLDs
Low Cost FPGAs with High Speed transceiver
structured ASICsBetter PerformanceLower Cost
![Page 11: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/11.jpg)
Virtex Series High Performance FPGAsVitrex-5 for latestVitrex-5 TXT , 120Gbps in a single chip !
Spartan SeriesLow Cost FPGAsSpartan-3E for latest
CoolRunner Series CPLDsCoolRunner-II for latest
![Page 12: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/12.jpg)
• Anti-fuse FPGAs ( Radiation protection , perfect in security )
• Flash Based FPGAs ( Inner configuration ,perfect in security )
• CPLDs (EEPROM)
• FPGAs with ViaLink ( Low power cost , perfect in security
![Page 13: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/13.jpg)
• Earliest access to 40-nm technology AND a low-risk path to production
• Highest density, highest performance, AND lowest power
![Page 14: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/14.jpg)
Stratix IV E FPGAs
• Up to 680K high-performance logic elements(LEs)
• DSP blocks—with a parallel architecture and up to 1,360 embedded 18x18 multipliers running at 550 MHz, Stratix IV FPGAs deliver up to 748 GMACS of DSP performance, a level unmatched by competing devices
• TriMatrix memory—three memory block sizes with up to 22.4 Mbits of embedded memory running at 600 MHz
• An FPGA fabric that is two speed grades , or 35 percent, faster than that of the nearest competitor
![Page 15: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/15.jpg)
Transceiver-based Stratix IV GX FPGAs • Up to 48 high-speed transceivers supporting
data rates of up to 8.5 Gbps, including hard intellectual property (IP) protocols and signal integrity optimization blocks
• Up to four hard IP blocks for PCI Express (PCIe) compliant with PCIe Base Specification 2.0, 1.1, or 1.0, supporting x1, x2, x4, and x8 configurations. You’ll also have support for end-port and root-port applications.
• LVDS support up to 1.6 Gbps• Up to four 72-bit high-speed DDR3 interfaces
at 1,067 Mbps (533 MHz)
![Page 16: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/16.jpg)
![Page 17: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/17.jpg)
![Page 18: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/18.jpg)
![Page 19: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/19.jpg)
![Page 20: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/20.jpg)
![Page 21: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/21.jpg)
256-bit key AES encryption with FIPS-197 certification
![Page 22: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/22.jpg)
![Page 23: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/23.jpg)
![Page 24: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/24.jpg)
• to 120,000 logic elements (LEs) and 4 Mbits embedded memory .
• 260-MHz multiplier performance with the highest multiplier-to-logic ratio in the industry.
• Robust clock management and synthesis with dynamically reconfigurable and flexible phase-locked loops (PLLs).
• Improved signal integrity with adjustable I/O slew rates.
• Support for high-speed external memory interfaces including DDR,DDR2, SDR SDRAM, and QDRII SRAM.
• Support for I/O standards including LVTTL, LVCMOS, SSTL, HSTL, PCI Express, LVPECL, LVDS, mini-LVDS, RSDS, PPDS.
![Page 25: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/25.jpg)
![Page 26: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/26.jpg)
![Page 27: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/27.jpg)
Example—Software Defined Radio
![Page 28: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/28.jpg)
Example—Software Defined Radio
![Page 29: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/29.jpg)
New LUT & LE Based CPLD
![Page 30: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/30.jpg)
![Page 31: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/31.jpg)
![Page 32: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/32.jpg)
![Page 33: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/33.jpg)
![Page 34: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/34.jpg)
DE2 Development and Education Board
![Page 35: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/35.jpg)
![Page 36: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/36.jpg)
![Page 37: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/37.jpg)
DE1 Development and Education Board
![Page 38: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/38.jpg)
![Page 39: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/39.jpg)
DE2-70 Development and Education Board
![Page 40: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/40.jpg)
![Page 41: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/41.jpg)
Cyclone III FPGA Starter Kit
![Page 42: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/42.jpg)
![Page 43: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/43.jpg)
Cyclone® III Development Kit
![Page 44: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/44.jpg)
![Page 45: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/45.jpg)
Spartan-3E Starter Kit
![Page 46: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/46.jpg)
• Xilinx XC3S500E FPGA• Xilinx XCF04 Platform Flash for storing FPGA
configurations• St Microelectronics M25P16 16Mbit Serial Flash• Intel TE28F128 (or JS28F128) 128Mbit StrataFlash• Linear Technologies Power Supplies• Texas Instruments TPS75003 Triple-Supply Power
Management IC• SMSC LAN83C185 Ethernet PHY• Micron 256Mbit DDR SDRAM
![Page 47: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/47.jpg)
![Page 48: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/48.jpg)
![Page 49: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/49.jpg)
![Page 50: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/50.jpg)
Quartus II 设计流程
![Page 51: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/51.jpg)
• FPGA 提供了极强的灵活性,可让设计者开发出满足多种标准的产品。• FPGA 所固有的灵活性和性能也可让设计者紧跟新标准的变化,并能提供可行的方法来满足不断变化的标准要求。
![Page 52: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/52.jpg)
• 由于成本、系统功耗和面市时间等原因,许多通讯、视频和图像系统已无法简单地用现有DSP 处理器来实现, FPGA 尤其适合于乘法和累加 (MAC) 等重复性的 DSP 任务,最典型的就是 FFT 。
![Page 53: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/53.jpg)
![Page 54: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/54.jpg)
![Page 55: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/55.jpg)
复数乘法器 RTL 示意图
![Page 56: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/56.jpg)
蝶形运算单元示意图
![Page 57: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/57.jpg)
蝶形运算单元 RTL 示意图
![Page 58: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/58.jpg)
1024 点 16 位字长 FFT 耗时• TI 公司 TMS320C62x: 66 μs ( 定点 )• TI 公司 TMS320C64x: 36 μs ( 定点 )• ADI 公司 TigerSharc TS101: 39 μs ( 浮点 )• Xilinx 公司的 FFT IP 核在 100M 外频时钟下达到
40.96 us,246MHz 外频时钟下,速度达到 25.49 μs ( 定点 )
• Altera 公司的 FFT IP 核在 100M 外频时钟下达到20.7us, 在 333MHz 外频时钟下仅需要 6.3 μs ( 定点 )
![Page 59: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/59.jpg)
• r-4 DIF FFT 算法在 100 MHz Virtex Ⅱ 上以多级串行同步流水方式 完成 1 024 点、 16 位复数点的块浮点 FFT 处理时间为 10. 2 μs• SR DIF FFT 算法在 100MHz Virtex II Pro 上以
6 级级联流水方式完成 1024 点、 16 位复数点的块浮点 FFT 处理仅需要 2.56 μs• 采用 16 块工作在 550MHz 的 Virtex-5
XC5VSX240T (片内 1056 个 DSP48E Slices )的全并行结构同时处理两路信号可在 1 个时钟周期内完成 1024 点 16 位 SR-FFT ,单路处理时间小于 2ns ,处理延时仅为十几 μs 。
![Page 60: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/60.jpg)
![Page 61: P rogrammable Logic Device Devices and Applications](https://reader035.fdocuments.us/reader035/viewer/2022081507/56816371550346895dd44d90/html5/thumbnails/61.jpg)
谢谢!2009.1.3