Network Communications: Chapter 3 Introduction to Computer Architecture.
-
Upload
walter-parker -
Category
Documents
-
view
235 -
download
0
Transcript of Network Communications: Chapter 3 Introduction to Computer Architecture.
![Page 1: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/1.jpg)
Network Communications:Chapter 3
Introduction to Computer Architecture
![Page 2: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/2.jpg)
Components of a Microcomputer
Control Unit
ArithmeticLogic Unit
ProgrammableI/O Interrupt
MemoryParallel Input/
Output InterfaceSerial Input/
Output Interface
Direct memonryAccess (DMA)
Address Bus
Data Bus
Control Bus
CPU
Registers
Figure 3.1
![Page 3: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/3.jpg)
Microprocessor and CPU Block Diagram
Control Unit
RegisterRegisterRegisterRegister
ALU
Microprocessor
Control Unit
Register
Register
Register
ALU
CPU
Figure 3.2
![Page 4: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/4.jpg)
RAM3 Address Lines, 4 Data Lines
000001
010011
100101
110
111
Address Bus Data Bus
Read/Write
Figure 3.3
![Page 5: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/5.jpg)
RAMBlock Diagram
RAM Data Bus
Address Bus
Read
Write
Chip Select
Figure 3.4
![Page 6: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/6.jpg)
SDRAMBlock Diagram
Control Bus Address Bus Data Bus
Control
Top Bank
Bottom Bank
Output buffer
Figure 3.5
![Page 7: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/7.jpg)
DRAM Simm
Figure 3.6
![Page 8: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/8.jpg)
Centronics Connectors
Figure 3.7
Centronics 36pin male Centronics 34 pin female
![Page 9: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/9.jpg)
Serial PortsRS232
Figure 3.8
DB-9DB-25
![Page 10: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/10.jpg)
Memory Hierarchy
CPU
Cache MemorySRAM
Main MemoryDRAM and SDRAM
Secondary MemoryHard Disk, Tape ,and Floppy Disk
Figure 3.10
![Page 11: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/11.jpg)
SCSI Bus
Hard Drive Floppy Scanner CD-Rom
Figure 3.11
![Page 12: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/12.jpg)
SCSI Connectors
SCSI-1 SCSI-2 SCSI-3
Figure 3.12
![Page 13: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/13.jpg)
ISA Card
16 bit ISA
Figure 3.13
![Page 14: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/14.jpg)
EISA Card(Obsolete)
EISA
Figure 3.14
![Page 15: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/15.jpg)
PCI Card
PC II
Figure 3.15
![Page 16: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/16.jpg)
PCMCIAPC Card
Figure 3.16
![Page 17: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/17.jpg)
USB Architecture
CPU Memory
Serial Interface
Transceiver
HUBSerial Ports
USBController
Computer BUS
Figure 3.17
![Page 18: Network Communications: Chapter 3 Introduction to Computer Architecture.](https://reader035.fdocuments.us/reader035/viewer/2022062301/56649ea25503460f94ba58d8/html5/thumbnails/18.jpg)
USB Cable / Expansion
V BusD+D-GND
USBSerialPort
Figure 3.18
HostHub1
P1 P2 P3
Hub2
P4 P5 P6
5 meters
Figure 3.19