ml510_bsb_dimm1_ppc440_vxworks_proj_creation

8/7/2019 ml510_bsb_dimm1_ppc440_vxworks_proj_creation

1/96

ML510 VxWorks Workbench

BSP and System Image Creationfor the BSB DIMM1 SGMII

PPC440 Design

August 2008
http://www.xilinx.com/legal.htm


2/96

Overview

Hardware Setup

Software Setup & Requirements

Generate VxWorks BSP

Create VxWorks Project

Create VxWorks System Image

Generate and Run an ACE File


3/96

Xilinx ML510 Board

Note: Presentation a lies to the ML510


4/96

ML510 BSB DIMM1 Hardware

The ML510 PPC440 designhardware includes: DDR2 Interface (512 MB)

BRAM

External Memory Controller (EMC)

Networking

UART

Interrupt Controller

GPIO

EEPROM (IIC and SPI)

Timer

System ACE CF Interface

PLB Arbiter



5/96

Additional Setup Details

Refer to ml510_overview_setup.ppt for details on:

Software Requirements

ML510 Board Setup

Equipment and Cables

Software

Network

Terminal Programs

This presentation requires the9600-8-N-1 Baud terminal setup



6/96

Hardware Setup

Connect the Xilinx ParallelCable IV (PC4) to the

ML510 board

Connect the RS232 nullmodem cable to the

ML510 board

Connect to the COM1 andCOM2 ports on the ML510

board


7/96

Software Setup

Install Wind River Systems Workbench 2.5



8/96

ISE Software Requirement

Xilinx ISE 10.1i SP2 software



9/96

EDK Software Requirement

Xilinx EDK 10.1i SP2 software



10/96

Software Setup

Start the Terminal Programs, UART1 and UART2:



11/96

Extracting the Design

Unzip the ml510_bsb_dimm1_ppc440.zip file This creates ISE and EDK project directories



12/96


Rename the project directory toml510_bsb_dimm1_vxworks_ppc440



13/96


Unzip the ml510_bsb_dimm1_vxworks_ppc440_overlay.zip file Unzip to the ml510_bsb_dimm1_vxworks_ppc440 directory

http://www.xilinx.com/products/boards/ml510/files/ml510_bsb_dimm1_vxworks_ppc440_overlay.ziphttp://www.xilinx.com/products/boards/ml510/files/ml510_bsb_dimm1_vxworks_ppc440_overlay.zip


14/96

Add and Configure VxWorks BSP


15/96

Generate VxWorks BSP in EDK

Parameters preset for VxWorks in ml510_bsb_system.xmp Common hardware design (ml510_bsb_system.mhs) across

software apps

Software Platform Settings

OS selection set to VxWorks 6.3

Peripheral for Standard Input

Peripheral for Standard Output

Select peripherals connected for OS interface



16/96


Launch EDK project:\

ml510_bsb_system.xmp

Select SoftwareSoftware Platform

Settings (1)

1



17/96


Under SoftwarePlatform (1)

Select vxworks6_3 (2)

1


2


18/96


Under OS andLibraries (1):

Set STDIN =RS232_Uart_1

Set STDOUT =RS232_Uart_1 (2)

Click the

connected_periphs

button (3)

2

1


3


19/96


Verify these peripherals are included in the pop-up dialog box (1) RS232_Uart_2

Hard_Ethernet_MAC

SysACE_CompactFlash

1



20/96

Generate BSP in EDK

Select : Software

Generate Libraries

and BSPs (1)

The generated

VxWorks BSP will be:

\

ppc440_0\

bsp_ppc440_0

1



21/96

Optional Installation

Bypass the VxWorks BSP and Project creation steps in thispresentation by using the pre-built BSP and Project:

BSP: Unzip the file ml510_bsb_dimm1_vxworks_ppc440_bsp.zipto the \workbench25 directory

http://www.xilinx.com/products/boards/ml510/files/ml510_bsb_dimm1_vxworks_ppc440_bsp.ziphttp://www.xilinx.com/products/boards/ml510/files/ml510_bsb_dimm1_vxworks_ppc440_bsp.zip


22/96

Optional Installation

Project: Unzip the ml510_bsb_dimm1_vxworks_ppc440_proj.zipfile to the \workbench25 directory

Go to Slide 47, if doing the Optional Installation

http://www.xilinx.com/products/boards/ml510/files/ml510_bsb_dimm1_vxworks_ppc440_proj.ziphttp://www.xilinx.com/products/boards/ml510/files/ml510_bsb_dimm1_vxworks_ppc440_proj.zip


23/96

Copy BSP Locally

Copy\ppc440_0\bsp_ppc440_0

To:

\workbench25

Hold down the while dragging to copy instead of move


U d BSP


24/96

Update BSP

Copy these three files: \workbench25\config.h

\workbench25\Makefile

To:

\workbench25\bsp_ppc440_0

Note: Overwrite the existin files

U d t BSP


25/96

Update BSP

Open \workbench25\bsp_ppc440_0\ppc440_0_drv_csp\xsrc\xlltemac_g.c and delete the

XPAR_LLTEMAC_0 entry, shown in yellow below:


U d t BSP


26/96

Update BSP

The file xlltemac_g.c after editing:


U d t BSP


27/96

Update BSP

Open \workbench25\bsp_ppc440_0\ppc440_0_drv_csp\xsrc\xparameters.c:

Change XPAR_XLLTEMAC_NUM_INSTANCES to 1


U d t BSP


28/96

Update BSP

Delete the Channel 0 references, shown in yellow below:


U d t BSP


29/96

Update BSP

The file xparameters.h after editing, shown below

Save these two files




30/96


Launch WindRiverWorkbench and select File

New Project Choose VxWorks Image

Project




31/96


Set the projectname to:

ml510_bsb_dimm1_

vxworks_ppc440 (1)

Set the location to

\workbench25\

proj_ppc440_0 (2)

1

2




32/96


Select the BSP by browsing to the workbench25 directory (1) Select sfgnu (software

floating point) from the Tool

chain drop-down menu (2) Click Finish (3)

1

2

3




33/96


In the new VxWorks Project,right-click on Kernel

Configuration, and select

Edit Kernel Configuration (1)

1



34/96

Configure System Image


35/96


Include: C++ Components Some components are pre-checked - leave these checked (1)

Click Next (2) and note the image size; then click Finish (3)

1

2 3




36/96


Include: development tool components > WDB agent components Check WDB task breakpoints




37/96


Include: development tool components > loader components Check module manager

Check target unloader




38/96


Include: development tool components > kernel shell components Check file system shell commands




39/96


Include: operating system components > IO system components> dosFs File System Components

Check all boxes, except:

DOS File System Old DirectoryFormat Handler

File System Backup and

Archival




40/96


Include: operating system components > IO system components Check the following:

RAM disk driver

XBD Block Device

XBD DiskPartition Handler

XBD Ram Drive




41/96


Include: Network Components > Network Applications Check FTP6 server




42/96


Exclude: Network Components > Network Applications >FTPv6 server security

Eliminates the need to enter a password for FTP




43/96


Include: Network Components > Network UtilitiesComponents

Check Network interface show routines




44/96


Do this step last, after adding other components Exclude: hardware > memory > enable caches




45/96


Right-click vxWorks and selectRebuild Project (1)

This creates a VxWorks

system image

1




46/96

y g

A successful compile creates a VxWorks ELF kernel image\workbench25\proj_ppc440_0\default\vxWorks


Download Bootloop Bitstream


47/96

p

Open an EDK shell Select Project

Launch

EDK Shell (1) 1


Download Bootloop Bitstream


48/96

p

Download the pre-built bootloop bitstream using thiscommand:

impact -batch etc/bootloop.cmd


Verify Bootloop Bitstream


49/96

y p

A memory read canbe executed to test

if the bootloop was

successfully loaded Select Debug

Launch XMD (1)

1


XMD Setup


50/96

p

The first time XMD runs ona project, the debug

options must be set

Click OK (1)

Click OK (2)

1

2


Verify Bootloop in BRAM


51/96

y

XMD opens and connects to the processor, usingthe default options


Verify Bootloop in BRAM


52/96

To verify existence of bootloop inside of Block RAM:mrd 0xfffffffc

This will read the memory address at the reset vector; the

value should be 0x48000000 as shown below (1)

1


Download ELF File


53/96

Download the vxworks ELF file from XMDdow workbench25/proj_ppc440_0/default/vxworks (1)

con (2)

1

2


Run VxWorks


54/96

View the output in the terminal program VxWorks running in external memory of ML510 (below)


Target Shell Task Listing


55/96

After the VxWorks banner screen, type i (1) View a list of tasks running on the ML510 (2)

1

2


Network Statistics


56/96

Type ifShow "lltemac" (1) Note the number of packets (2)

1

2


Ping ML510 Target from Host


57/96

Open a DOS window on the PC Host(Start Programs Accessories Command Prompt)

Type ping 192.168.0.2 (1)

Ping from PC host 192.168.0.1 to ML510 target 192.168.0.2

1


Ping Host from ML510 Target


58/96

Type ping "192.168.0.1", 4, 0 (1) Ping from ML510 target 192.168.0.2 to PC host 192.168.0.1

Note: VxWorks requires double quotes on the IP address

1


Network Statistics


59/96

Type ifShow "lltemac" again (1)

Number of packets has increased after pinging (2)

1

2


Mounting a Local File System


60/96

Create a Ram Disk file system (1):xbdRamDiskDevCreate (512, 0x1000000, 0, "/ramDisk")

dosFsVolFormat ("/ramDisk", 2, 0)

cd "/ramDisk"

1


List Directory


61/96

The Ram Disk provides a DOS filesystem

Type ll (1)

No files are currently on the ram disk

1


FTP to VxWorks Target


62/96

From the DOS window, perform an FTP transfer of anyfile to the ML510 Ram disk:

* When prompted for a user name and password, hit the enter key

cd ftp 192.168.0.2

Binary

put

quit

FTP to VxWorks Target


63/96

Type ll again(1)

The file (2) was transferred via ftp from the host to the

ram disk

1 2


Create an Executable File


64/96

These commands use I/O redirection with a file: Type printf"ll\n">mycmd (1) which prints the mycmd file

Type


65/96

Delete the two new files with these commands (1):rm "vxWorks"

rm "mycmd"

Type ll and verify the files were deleted

1


Workbench Target Server Setup


66/96

Start Wind River Workbench 2.5

From the menu, select Target

New Connection Select Target Server

Connection (1)1




67/96

The IP address shouldbe 192.168.0.2 (1)

Set the Kernel Image to

point to the vxWorksimage for your design:

/workbench25/

proj_ppc440_0/default/vxWorks (2)

This path will varydepending on the

design

1

2




68/96

Click Next three timesand set the Connection

name to ml510 (1)

Click Finish

1


Connect Target Server


69/96

Upon the initial creation of a Target Server Connection, it willautomatically connect


Connect Target Server


70/96

For subsequent sessions, the target server can be restarted

Select Target Connect 'ml510_dimm1' (1)


1

Host Shell


71/96

With the ml510 target connected, launch a host shell byselecting Target Host Shell and click OK


Host Shell Type i in the host and target shells


72/96

Type i in the host and target shells

See the same task listings in both shells


Create an ACE File


73/96

Open an EDK shell Select Project

Launch

EDK Shell (1) This shell is used for

entering and

executing thecommands to create

a concatenated

(HW+SW ) ACE file

1


Create an ACE File


74/96

At the EDK shell prompt, type (1):cd ace

./genace_vxworks.sh

1


Run ACE File


75/96

Copy ml510_bsb_dimm1_ppc440_vxworks.ace to thexilinx\cf7 directory on your CompactFlash card

Important: Delete any existing ace files

in this cf7 directory Note: Use a CompactFlash reader to

mount the CompactFlash as a disk drive


Run ACE File


76/96

Eject the CompactFlash from your PC and insert it back intothe ML510

Type 7 to run the newly created ACE file and load vxWorks


Using the ACE File


77/96

Target shell output after booting ACE file (on UART2)


Target Shell Task Listing


78/96

After the VxWorks banner screen, type i (1) View a list of tasks running on the ML510 (2)

1

2


Documentation


79/96

Virtex-5 Silicon Devices

http://www.xilinx.com/products/silicon_solutions

Virtex-5 Multi-Platform FPGA

http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5

Virtex-5 Family Overview: LX, LXT, SXT, and FXT Platforms

http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf

Virtex-5 FPGA DC and Switching Characteristics Data Sheethttp://www.xilinx.com/support/documentation/data_sheets/ds202.pdf

Documentation
http://www.xilinx.com/products/silicon_solutionshttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5http://www.xilinx.com/support/documentation/data_sheets/ds100.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds202.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds202.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds100.pdfhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5http://www.xilinx.com/products/silicon_solutions


80/96

Virtex-5 Virtex-5 FPGA User Guide

http://www.xilinx.com/support/documentation/user_guides/ug190.pdf

Virtex-5 FPGA Configuration User Guide


Virtex-5 System Monitor User Guide


Virtex-5 Packaging and Pinout Specificationhttp://www.xilinx.com/support/documentation/user_guides/ug195.pdf

Documentation
http://www.xilinx.com/support/documentation/user_guides/ug190.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug191.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug192.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug195.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug195.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug192.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug191.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug190.pdf


81/96

Virtex-5 RocketIO RocketIO GTP Transceivers

http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/

capabilities/RocketIO_GTP.htm

RocketIO GTX Transceivershttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/

capabilities/RocketIO_GTX.htm

RocketIO GTP Transceiver User Guide UG196


RocketIO GTX Transceiver User Guide UG198


Documentation
http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTP.htmhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTP.htmhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTX.htmhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTX.htmhttp://www.xilinx.com/support/documentation/user_guides/ug196.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug198.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug198.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug196.pdfhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTX.htmhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTX.htmhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTP.htmhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/RocketIO_GTP.htm


82/96

Design Resources ISE Development Tools and IP

http://www.xilinx.com/ise

Integrated Software Environment (ISE) Foundation Resources

http://www.xilinx.com/ise/logic_design_prod/foundation.htm

ISE Manuals

http://www.xilinx.com/support/software_manuals.htm

ISE Development System Reference Guidehttp://toolbox.xilinx.com/docsan/xilinx10/books/docs/dev/dev.pdf

ISE Development System Libraries Guide

http://toolbox.xilinx.com/docsan/xilinx10/books/docs/virtex5_hdl/virtex5_hdl.pdf

Documentation
http://www.xilinx.com/products/design_resources/design_tool/index.htmhttp://www.xilinx.com/ise/logic_design_prod/foundation.htmhttp://www.xilinx.com/support/software_manuals.htmhttp://toolbox.xilinx.com/docsan/xilinx10/books/docs/dev/dev.pdfhttp://toolbox.xilinx.com/docsan/xilinx10/books/docs/virtex5_hdl/virtex5_hdl.pdfhttp://toolbox.xilinx.com/docsan/xilinx10/books/docs/virtex5_hdl/virtex5_hdl.pdfhttp://toolbox.xilinx.com/docsan/xilinx10/books/docs/dev/dev.pdfhttp://www.xilinx.com/support/software_manuals.htmhttp://www.xilinx.com/ise/logic_design_prod/foundation.htmhttp://www.xilinx.com/products/design_resources/design_tool/index.htm


83/96

Additional Design Resources Customer Support

http://www.xilinx.com/support

Xilinx Design Services:

http://www.xilinx.com/xds

Titanium Dedicated Engineering:

http://www.xilinx.com/titanium

Education Services:http://www.xilinx.com/education

Xilinx On Board (Board and kit locator):

http://www.xilinx.com/xob

Documentation
http://www.xilinx.com/support/mysupport.htmhttp://www.xilinx.com/xdshttp://www.xilinx.com/support/services/titanium/index.htmhttp://www.xilinx.com/support/education-home.htmhttp://www.xilinx.com/products/devkits/boardsearch.htmhttp://www.xilinx.com/products/devkits/boardsearch.htmhttp://www.xilinx.com/support/education-home.htmhttp://www.xilinx.com/support/services/titanium/index.htmhttp://www.xilinx.com/xdshttp://www.xilinx.com/support/mysupport.htm


84/96

Platform Studio Embedded Development Kit (EDK) Resources

http://www.xilinx.com/edk

Embedded System Tools Reference Manual

http://www.xilinx.com/support/documentation/sw_manuals/edk10_est_rm.pdf

EDK Concepts, Tools, and Techniques

http://www.xilinx.com/support/documentation/sw_manuals/edk_ctt.pdf

Documentation
http://www.xilinx.com/ise/embedded_design_prod/platform_studio.htmhttp://www.xilinx.com/support/documentation/sw_manuals/edk10_est_rm.pdfhttp://www.xilinx.com/support/documentation/sw_manuals/edk_ctt.pdfhttp://www.xilinx.com/support/documentation/sw_manuals/edk_ctt.pdfhttp://www.xilinx.com/support/documentation/sw_manuals/edk10_est_rm.pdfhttp://www.xilinx.com/ise/embedded_design_prod/platform_studio.htm


85/96

PowerPC 440 PowerPC 440 Processor

http://www.xilinx.com/powerpc

Embedded Processor Block in Virtex-5 FPGAs Reference Guide UG200


PPC440 Virtex-5 Wrapper DS621

http://www.xilinx.com/support/documentation/ip_documentation/

ppc440_virtex5.pdf DDR2 Memory Controller for PowerPC 440 Processors DS567

http://www.xilinx.com/support/documentation/data_sheets/ds567.pdf

Documentation
http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/PowerPC_440.htmhttp://www.xilinx.com/support/documentation/user_guides/ug200.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/ppc440_virtex5.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/ppc440_virtex5.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds567.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds567.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/ppc440_virtex5.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/ppc440_virtex5.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug200.pdfhttp://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/capabilities/PowerPC_440.htm


86/96

MicroBlaze MicroBlaze Processor

http://www.xilinx.com/microblaze

MicroBlaze Processor Reference Guide UG081

http://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf

Documentation

M S l ti
http://www.xilinx.com/products/design_resources/proc_central/microblaze.htmhttp://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdfhttp://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdfhttp://www.xilinx.com/products/design_resources/proc_central/microblaze.htm


87/96

Memory Solutions Demos on Demand Memory Interface Solutions with Xilinx FPGAs

http://www.demosondemand.com/clients/xilinx/001/page_new2/index.asp#35

Xilinx Memory Corner

http://www.xilinx.com/products/design_resources/mem_corner

Additional Memory Resources

http://www.xilinx.com/support/software/memory/protected/index.htm

Xilinx Memory Interface Generator (MIG) 2.2 User Guidehttp://www.xilinx.com/support/documentation/ip_documentation/ug086.pdf

Memory Interfaces Made Easy with Xilinx FPGAs and theMemory Interface Generator

http://www.xilinx.com/support/documentation/white_papers/wp260.pdf

Documentation

Chi S P
http://www.demosondemand.com/clients/xilinx/001/page_new2/index.asp#35http://www.xilinx.com/products/design_resources/mem_cornerhttp://www.xilinx.com/support/software/memory/protected/index.htmhttp://www.xilinx.com/support/documentation/ip_documentation/ug086.pdfhttp://www.xilinx.com/support/documentation/white_papers/wp260.pdfhttp://www.xilinx.com/support/documentation/white_papers/wp260.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/ug086.pdfhttp://www.xilinx.com/support/software/memory/protected/index.htmhttp://www.xilinx.com/products/design_resources/mem_cornerhttp://www.demosondemand.com/clients/xilinx/001/page_new2/index.asp#35


88/96

ChipScope Pro ChipScope Pro 10.1i Serial IO Toolkit User Manual

http://www.xilinx.com/ise/verification/chipscope_pro_siotk_10_1_ug213.pdf

ChipScope Pro 10.1i ChipScope Pro Software and Cores User Guide

http://www.xilinx.com/ise/verification/chipscope_pro_sw_cores_10_1_ug029.pdf

Documentation

Eth t
http://www.xilinx.com/ise/verification/chipscope_pro_siotk_10_1_ug213.pdfhttp://www.xilinx.com/ise/verification/chipscope_pro_sw_cores_10_1_ug029.pdfhttp://www.xilinx.com/ise/verification/chipscope_pro_sw_cores_10_1_ug029.pdfhttp://www.xilinx.com/ise/verification/chipscope_pro_siotk_10_1_ug213.pdf


89/96

Ethernet Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Data Sheet


v5_emac_ds550.pdf

Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Getting Started Guide


v5_emac_gsg340.pdf

Virtex-5 Tri-Mode Ethernet Media Access Controller User Guidehttp://www.xilinx.com/support/documentation/user_guides/ug194.pdf

LightWeight IP (lwIP) Application Examples XAPP1026

http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf

Documentation

PLB v4.6 IP
http://www.xilinx.com/support/documentation/ip_documentation/v5_emac_ds550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_ds550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_gsg340.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_gsg340.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug194.pdfhttp://www.xilinx.com/support/documentation/application_notes/xapp1026.pdfhttp://www.xilinx.com/support/documentation/application_notes/xapp1026.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug194.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_gsg340.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_gsg340.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_ds550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/v5_emac_ds550.pdf


90/96

Processor Local Bus (PLB) v4.6 Data Sheet DS531

http://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf

Multi-Port Memory Controller (MPMC) DS643

http://www.xilinx.com/support/documentation/ip_documentation/mpmc.pdf

XPS Multi-CHannel External Memory Controller (XPS MCH EMC) DS575


xps_mch_emc.pdf XPS LocalLink TEMAC DS537

http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_temac.pdf

XPS LocalLink FIFO DS568

http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_fifo.pdf

Documentation

PLB v4.6 IP
http://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/mpmc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_ll_temac.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_ll_fifo.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_ll_fifo.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_ll_temac.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/mpmc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf


91/96

XPS IIC Bus Interface DS606

http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf

XPS SYSACE (System ACE) Interface Controller DS583

http://www.xilinx.com/support/documentation/ip_documentation/xps_sysace.pdf

XPS Timer/Counter DS573

http://www.xilinx.com/support/documentation/ip_documentation/xps_timer.pdf

XPS Interrupt Controller DS572http://www.xilinx.com/support/documentation/ip_documentation/xps_intc.pdf

Using and Creating Interrupt-Based Systems Application Note

http://www.xilinx.com/support/documentation/application_notes/xapp778.pdf

Documentation

PLB v4.6 IP
http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_sysace.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_timer.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_intc.pdfhttp://www.xilinx.com/support/documentation/application_notes/xapp778.pdfhttp://www.xilinx.com/support/documentation/application_notes/xapp778.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_intc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_timer.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_sysace.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf


92/96

XPS General Purpose Input/Output (GPIO) DS569

http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf

XPS External Peripheral Controller (EPC) DS581

http://www.xilinx.com/support/documentation/ip_documentation/xps_epc.pdf

XPS 16550 UART DS577


xps_uart16550.pdf PLBV46 to DCR Bridge Data Sheet DS578


plbv46_dcr_bridge.pdf

Documentation

IP
http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_epc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_uart16550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_uart16550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/plbv46_dcr_bridge.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/plbv46_dcr_bridge.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/plbv46_dcr_bridge.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/plbv46_dcr_bridge.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_uart16550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_uart16550.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_epc.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf


93/96

Local Memory Bus Data Sheet DS445

http://www.xilinx.com/support/documentation/ip_documentation/lmb_v10.pdf

Block RAM Block Data Sheet DS444

http://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdf

Microprocessor Debug Module Data Sheet DS641

http://www.xilinx.com/support/documentation/ip_documentation/mdm.pdf

LMB Block RAM Interface Controller Data Sheet DS452http://www.xilinx.com/support/documentation/ip_documentation/

lmb_bram_if_cntlr.pdf

Device Control Register Bus (DCR) v2.9 Data Sheet DS406

http://www.xilinx.com/support/documentation/ip_documentation/dcr_v29.pdf

Documentation

IP

G C C S S
http://www.xilinx.com/support/documentation/ip_documentation/lmb_v10.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/mdm.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/lmb_bram_if_cntlr.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/lmb_bram_if_cntlr.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/dcr_v29.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/dcr_v29.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/lmb_bram_if_cntlr.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/lmb_bram_if_cntlr.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/mdm.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/lmb_v10.pdf


94/96

JTAGPPC Controller Data Sheet DS298

http://www.xilinx.com/support/documentation/ip_documentation/jtagppc_cntlr.pdf

Processor System Reset Module Data Sheet DS402


proc_sys_reset.pdf

Clock Generator v2.0 Data Sheet DS614

http://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdf

Util Bus Split Operation Data Sheet DS484


util_bus_split.pdf

Documentation

ML510

ML510 O i
http://www.xilinx.com/support/documentation/ip_documentation/jtagppc_cntlr.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/util_bus_split.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/util_bus_split.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/util_bus_split.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/util_bus_split.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset.pdfhttp://www.xilinx.com/support/documentation/ip_documentation/jtagppc_cntlr.pdf


95/96

ML510 Overview

http://www.xilinx.com/ml510

ML510 Evaluation Platform User Guide UG356

http://www.xilinx.com/support/documentation/boards_and_kits/ug356.pdf

ML510 Reference Design User Guide UG355

http://www.xilinx.com/support/documentation/boards_and_kits/ug355.pdf

ML510 Quickstart Tutorialhttp://www.xilinx.com/products/boards/ml510/docs/ml510_quickstart.pdf

Documentation

ML510

ML510 S h ti
http://www.xilinx.com/products/devkits/HW-V5-ML510-UNI-G.htmhttp://www.xilinx.com/support/documentation/boards_and_kits/ug356.pdfhttp://www.xilinx.com/support/documentation/boards_and_kits/ug355.pdfhttp://www.xilinx.com/products/boards/ml510/docs/ml510_quickstart.pdfhttp://www.xilinx.com/products/boards/ml510/docs/ml510_quickstart.pdfhttp://www.xilinx.com/support/documentation/boards_and_kits/ug355.pdfhttp://www.xilinx.com/support/documentation/boards_and_kits/ug356.pdfhttp://www.xilinx.com/products/devkits/HW-V5-ML510-UNI-G.htm


96/96

ML510 Schematics

http://www.xilinx.com/support/documentation/boards_and_kits/

ml510_schematics.pdf

ML510 Bill of Materialhttp://www.xilinx.com/support/documentation/boards_and_kits/ml510_bom.xls
http://www.xilinx.com/support/documentation/boards_and_kits/ml510_schematics.pdfhttp://www.xilinx.com/support/documentation/boards_and_kits/ml510_schematics.pdfhttp://www.xilinx.com/support/documentation/boards_and_kits/ml510_bom.xlshttp://www.xilinx.com/support/documentation/boards_and_kits/ml510_bom.xlshttp://www.xilinx.com/support/documentation/boards_and_kits/ml510_schematics.pdfhttp://www.xilinx.com/support/documentation/boards_and_kits/ml510_schematics.pdf

ml510_bsb_dimm1_ppc440_vxworks_proj_creation

Documents

Transcript of ml510_bsb_dimm1_ppc440_vxworks_proj_creation