Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020....
Transcript of Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020....
![Page 1: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/1.jpg)
1
Mixed-Signal VLSI DesignCourse Code: EE719
Department: Electrical EngineeringLecture 11: February 04, 2020
Instructor Name: M. Shojaei BaghiniE-Mail ID: [email protected]
![Page 2: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/2.jpg)
2 2
IIT-Bombay Lecture 11 M. Shojaei Baghini
Module 11Introduction to the Comparators
References- Prof. Boris Murmann’s slides from “VLSI Data Conversion Circuits”, Stanford University, 2013.- Section “Latched Comparators” onwards from chapter “Comparators”, Analog Integrated Circuit Design by T. C. Carusone, D. A. Johns and K. Martin, J. Wiley & Sons, 2012.- “Clocked Comparator” from chapter “Submicron CMOS Circuit Design”, CMOS Mixed-signal Circuit Design by R. Jacob Baker, Wiley India, IEEE press, reprint 2009.- “Comparator” from chapter “Nonlinear Analog Circuits”, CMOS Circuit Design, Layout and Simulation by R. Jacob Baker, Wiley India, IEEE press, 2008.- “The StrongArm Latch”, B. Razavi, IEEE Solid-State Circuits Magazine, Spring 2015.
![Page 3: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/3.jpg)
3 3
IIT-Bombay Lecture 11 M. Shojaei Baghini
Ideal Voltage Comparator
Infinite gain!- High gain but not necessarily linear amplification- Amplification can happen in discrete time. - Clocked versus un-clocked comparator
![Page 4: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/4.jpg)
4 4
IIT-Bombay Lecture 11 M. Shojaei Baghini
Realization of High Gain Operation
- Common Technique for Amplifiers: Cascade of Stages
- Amplification can happen in the form of a regenerative process due to positive feedback
![Page 5: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/5.jpg)
5 5
IIT-Bombay Lecture 11 M. Shojaei Baghini
Cascade of Gain StagesR R
gm
N: Optimal number of stagesAv0 = -gm × R , Av= (Av0)N, BW0 = !"# = !
$ = !Av0$%
where &' = #()and C is the equivalent C observed at the output of each stage.
Vout(s) = Vin(s)Av(s) = ∆+,-./ × 12
!31245 $%/
5
![Page 6: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/6.jpg)
6 6
IIT-Bombay Lecture 11 M. Shojaei Baghini
Step Response of the Multi-stage Amplifier with Av=10
Optimal number: N=3
B. Murmann’s course, Stanford univ., 2013
![Page 7: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/7.jpg)
7 7
IIT-Bombay Lecture 11 M. Shojaei Baghini
How does minimum delay change with increasing Av?
B. Murmann’s course, Stanford Univ., 2013
![Page 8: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/8.jpg)
8 8
IIT-Bombay Lecture 11 M. Shojaei Baghini
Analytical Derivation of the Optimum NAv = (Av0)N , td ≈ N × "u × Av0 = N × "u× #$%/'dtd/dN = 0 ⇒ #$%/'- %
') *+(#$) . #$%/'= 0 ⇒Nopt ≈ *+(#$) , Av0 = e , td,min ≈ *+(#$) × "u × ee ≈ 2.7
Similar to logic effort-basedbuffer design!
![Page 9: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/9.jpg)
9 9
IIT-Bombay Lecture 11 M. Shojaei Baghini
Improving the Performance of Each Stage
Removing resistors helps to feed the entire current to the capacitors (i.e. only capacitive load as opposed to RC load).
B. Murmann’s course, Stanford Univ., 2013
![Page 10: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/10.jpg)
10 10
IIT-Bombay Lecture 11 M. Shojaei Baghini
Performance Improvement using Integrator
B. Murmann’s course, Stanford Univ., 2013
There is no limit for the final output but practically supply voltages will limit it.
![Page 11: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/11.jpg)
11 11
IIT-Bombay Lecture 11 M. Shojaei Baghini
Module 12Latch as a Comparator
References- Prof. Boris Murmann’s slides from “VLSI Data Conversion Circuits”, Stanford University, 2013.- Section “Latched Comparators” onwards from chapter “Comparators”, Analog Integrated Circuit Design by T. C. Carusone, D. A. Johns and K. Martin, J. Wiley & Sons, 2012.- “Clocked Comparator” from chapter “Submicron CMOS Circuit Design”, CMOS Mixed-signal Circuit Design by R. Jacob Baker, Wiley India, IEEE press, reprint 2009.- “Comparator” from chapter “Nonlinear Analog Circuits”, CMOS Circuit Design, Layout and Simulation by R. Jacob Baker, Wiley India, IEEE press, 2008.- “The StrongArm Latch”, B. Razavi, IEEE Solid-State Circuits Magazine, Spring 2015.
![Page 12: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/12.jpg)
12 12
IIT-Bombay Lecture 11 M. Shojaei Baghini
Replacing Cascade of N Integrators with a Closed Loop of Integrators
• Each inverter is a Gm module driving a capacitive load and hence behaves as an integrator.
• A closed loop of two inverters is mimicking cascade of infinite number of integrators.
VDD
VSS
VIP VIN
!1 !1
!2
!2CL CL
Latch (regenerative sense amplifier)
![Page 13: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/13.jpg)
13 13
IIT-Bombay Lecture 11 M. Shojaei Baghini
Latch as a Comparator
B. Murmann’s course, Stanford Univ., 2013Latch gain
!!
!="#$%
![Page 14: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/14.jpg)
14 14
IIT-Bombay Lecture 11 M. Shojaei Baghini
Latch as a Comparator - Example
B. Murmann’s course, Stanford Univ., 2013
![Page 15: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/15.jpg)
15 15
IIT-Bombay Lecture 11 M. Shojaei Baghini
Linear Behavior of log(Vdiff(t)) versus t and Initial Condition
B. Murmann’s course, Stanford Univ., 2013
![Page 16: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/16.jpg)
16 16
IIT-Bombay Lecture 11 M. Shojaei Baghini
Analysis of Latch Delay
• K. Martin’s book, 2012 • B. Murmann’s course, Stanford
Univ., 2013
Td,latch = !latchln "#$,&#'()"#$,*C ≈ a × WLCox , 1<a<2
gm ≈ b × +Cox W/L × VGST, 0.5<b<1(either NMOS or PMOS transistor) ⇒ !latch ≈ d × L2/(+n × VGST) where 1<d<4
Velocity saturation:!latch ≈ a × L/vsat
![Page 17: Mixed-Signal VLSI Design Course Code: EE719 Department: Electrical Engineering Lecture ... · 2020. 3. 2. · 11 11 IIT-Bombay Lecture 11 M. Shojaei Baghini Module 12 Latch as a Comparator](https://reader036.fdocuments.us/reader036/viewer/2022070219/612f02cc1ecc515869432c1b/html5/thumbnails/17.jpg)
17 17
IIT-Bombay Lecture 11 M. Shojaei Baghini
End of Lecture 11