Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code...
Transcript of Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code...
![Page 1: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/1.jpg)
ni.com
Merging high-performance instruments and FPGAs for
meeting hard RF test challenges
Andreas Gustafsson
National Instruments
![Page 2: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/2.jpg)
2 ni.com
Wireless Everywhere
“The proliferation of mobile devices, including smartphones and other mobile
devices, will continue to be the key growth driver into the foreseeable future.” –Jessy Cavazos, Industry Director, Frost & Sullivan
![Page 3: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/3.jpg)
3 ni.com
Escalating Complexity Over Time
![Page 4: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/4.jpg)
4 ni.com
RF Application Challenges
• Cost of Test • Rapidly Changing RF Standards (802.11ac, LTE)
• More RF Complexity in Mobile Devices
• Increasing Test Time
• Need for Customization • Better Repeatability
• Integrated DUT Control
• Test Sequencing
• Advanced Applications • Channel Emulation
• Software-Defined Radio
• Power Level Servoing
Cos
t of T
est
Device Complexity
![Page 5: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/5.jpg)
5 ni.com
Introducing the NI PXIe-5644R The World’s First Vector Signal Transceiver
PXIe-5644R
Configuration VSA and VSG w/ independent LOs 24 DIO lines @ 250 Mbps
Frequency Range
65 MHz to 6 GHz
Bandwidth 80 MHz
Features • Programmable FPGA w/ LabVIEW • Fast Tuning Mode: <400 μs
![Page 6: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/6.jpg)
6 ni.com
Software-Designed Instrumentation
![Page 7: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/7.jpg)
7 ni.com
PXIe-5644R Block Diagram
IP
![Page 8: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/8.jpg)
8 ni.com
PXIe-5644R VST Receiver Architecture
Zero IF
Very small size, low cost, and low power
Wide analysis bandwidth
Ideal for modulated signal analysis
Alias rejection and image suppression
IQ Calibration/Equalization
40 MHz: 16-bit @ 120 MS/s
40 MHz: 16-bit @ 120 MS/s
![Page 9: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/9.jpg)
9 ni.com
PXIe-5644R VST Receiver Architecture
Zero IF
Very small size, low cost, and low power
Wide analysis bandwidth
Ideal for modulated signal analysis
Alias rejection and image suppression
IQ Calibration/Equalization
40 MHz: 16-bit @ 120 MS/s
40 MHz: 16-bit @ 120 MS/s
Calibration is needed to correct for I/Q gain and phase impairments
![Page 10: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/10.jpg)
10 ni.com
Effects of IQ Impairments on QAM Tr
ad
itio
nal
Wid
eb
an
d
Image
![Page 11: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/11.jpg)
11 ni.com
Effects on 802.11ac Signal (80MHz)
Traditional Correction Wideband Correction
EVM -37.6dB
EVM -47.2dB
![Page 12: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/12.jpg)
12 ni.com
Up to 5 Signal Analyzers and Generators in a Single PXI Express Chassis
• MIMO Configurations
• Parallel Multi-DUT Test
![Page 13: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/13.jpg)
13 ni.com
Closed
Open
Open Source
![Page 14: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/14.jpg)
14 ni.com
RF Board 0
RF Out RF Up
converter
LO
RF Board 1
RF In RF Down converter
LO
Baseband Board
Hardware Architecture
FPGA Virtex 6
LX195/240T
PXIe
FPGA DAC
ADC
BUS DIO DIO
DRAM
CLK DRAM
![Page 15: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/15.jpg)
15 ni.com
LabVIEW Application Code
RF Board 0
RF Out RF Up
converter
LO
RF Board 1
RF In RF Down converter
LO
Baseband Board
The Traditional Approach
FPGA Virtex 6
LX195/240T
PXIe
FPGA DAC
ADC
DRAM
BU
S
CLK
DIO DIO
Open
(LabVIEW)
Processor
Instrument Driver
DSP
DSP NI-RFSG Configuration Calibration
Triggering Data Movement
NI-RFSA Configuration Calibration
Triggering Data Movement
TCLK Synchronization
SMC DRAM
Generation
Acquisition
Closed
(C++/VHDL)
![Page 16: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/16.jpg)
16 ni.com
Baseband Board
FPGA LabVIEW Application Code
RF Board 0
RF Out RF Up
converter
LO
LabVIEW FPGA Code
RF Board 1
RF In RF Down converter
LO
The Open FPGA-Based Approach
PXIe
DAC
ADC
BU
S DIO DIO
Processor
NI Design Library Host Code
Configuration
Acquisition
Generation
DSP
Synchronization
NI Design Library FPGA Code
Configuration
Acquisition
Generation
DSP
Synchronization
DRAM
CLK DRAM
Open
(LabVIEW)
Closed
(C++/VHDL)
![Page 17: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/17.jpg)
17 ni.com
Software-Designed Advantages
![Page 18: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/18.jpg)
18 ni.com
RF Output
RF Input
Configuration
and Processes
Hardware Programmability through Software
Equivalent to ~200,000 lines
of VHDL…
![Page 19: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/19.jpg)
19 ni.com
User Application
Config. & Calibration
Software-Designed Instrument Architecture
Host
FPGA
Waveform Acquisition
Waveform Generation
Sync.
Instrument Design Libraries
Trigger
Host Interface
![Page 20: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/20.jpg)
20 ni.com
LabVIEW 2012 Sample Projects for the VST
Application /
Host Layer
Firmware /
FPGA Layer
![Page 21: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/21.jpg)
21 ni.com
User Application
Simple VSA / VSG Sample Project
RF In Config. & Cal.
Simple VSA / VSG Sample Project
Host
FPGA
RF Out
Multi-Record
Acq.
Base-card
Config.
Wave-form Seq.
DSP
RF Out Config. & Cal.
Trigger Sync.
DSP
Instrument Design Libraries
DAC ADC
RF In
RF Hardware
![Page 22: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/22.jpg)
22 ni.com
User Application
VST Streaming Sample Project
RF In Config. & Cal.
VST Streaming Sample Project
Host
FPGA
RF Out
Base-card
Config. DSP
RF Out Config. & Cal.
Trigger Sync.
DSP
Instrument Design Libraries
DAC ADC
RF In
RF Hardware
![Page 23: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/23.jpg)
23 ni.com
IP and Examples ni.com/vstgettingstarted
Simple VSA / VSG VST Streaming
![Page 24: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/24.jpg)
24 ni.com
Traditional LTE PA Servoing Application
RF-out
Vector Signal Analyzer Desktop PC and GPIB
Vector Signal Generator
Servoing Time = 4-5 seconds
![Page 25: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/25.jpg)
25 ni.com
PA Settling Time – Traditional Instruments
![Page 26: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/26.jpg)
26 ni.com
Power Level Servoing
The Traditional Approach
With FPGA
DUT
Settle VSG Settle DUT Measure Power Calculation
Settle DUT
Measure Power Calc Dig.
Gain
![Page 27: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/27.jpg)
27 ni.com
PA Settling Time – Vector Signal Transceiver
![Page 28: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/28.jpg)
28 ni.com
FPGA-based RF PA Servoing Application
NI PXIe-5644R
Vector Signal Transceiver
Servoing Time = <5 milliseconds; Over 800x faster!
![Page 29: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/29.jpg)
29 ni.com
Real World Environment Impairments
![Page 30: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/30.jpg)
30 ni.com
Real-Time MIMO Channel Emulation using 2 VSTs
Hardware Configuration
and Application
Control
NI PXIe-5644R Vector Signal Transceiver
DDC/ Sample
Rate Change
Dot Product
DUC/ Sample
Rate Change
…
BRAM Delay Bank
Interpolate
NI PXIe-5644R Vector Signal Transceiver
DDC/ Sample
Rate Change
Dot Product
DUC/ Sample
Rate Change
…
BRAM Delay Bank
Interpolate
RFout
RFout
RFin
RFin
Scalable and flexible from 1x1 up to 8x8 MIMO
Fading Generation
LabVIEW
LabVIEW FPGA
LabVIEW FPGA
High-quality,
wide-bandwidth RF
Tight sample and phase
synchronization for MIMO/
beamforming
Powerful FPGA
tightly integrated
with RF in and out
High-throughput, low-latency
streaming through PXI
Express peer-to-peer
![Page 31: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/31.jpg)
31 ni.com
• The networking and connectivity subsidiary of Qualcomm, Inc.
• Leading provider of wired and wireless technologies
• Serving mobile, computing, consumer electronics and networking channels
802.11ac Device Block Diagram
Synthesizer
Power
Management
PCIE
GPIO
PCIE
GPIO
3.3 V
CPU and
Memory
SOC, MAC
and PHY
WLAN RF
2.4/5 GHz 11ac
Radio
Front
End
REF CLK/
Crystal
![Page 32: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/32.jpg)
32 ni.com
Qualcomm Atheros
802.11ac Device Under Test
RF-out
Digital Device
Control
VSA
VSG RF-out
Tx
Rx
Digital
I/O
Digital
I/O
RF-in
RF-in
Vector Signal Transceiver/Device Under Test Integration
![Page 33: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/33.jpg)
33 ni.com
Traditional Instrumentation
-48
-43
-38
-33
-28
-23
-18
-45 -25 -5 15
NI PXI Vector Signal Transceiver
-48
-43
-38
-33
-28
-23
-18
-45 -25 -5 15
EVM (dB) Versus Average Output Power Chain
![Page 34: Merging high-performance instruments and FPGAs for meeting … · 2019-08-20 · LabVIEW FPGA Code RF Board 1 RF In RF Down converter LONI Design Library Host Code The Open FPGA-Based](https://reader030.fdocuments.us/reader030/viewer/2022040322/5e629bf0736c60682d5afb33/html5/thumbnails/34.jpg)
34 ni.com
Qualcomm Results
Early 2000s—Traditional
Rack and Stack
2007—NI PXI RF
Instrumentation
802.11a + b + g + 802.11n + 802.11ac
10X Faster Than
Traditional
200X Faster Than
Traditional
2012—NI PXI Vector
Signal Transceiver