MEG trigger system This short presentation describes the present status of the trigger algorithms of...
1
MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA XCV812E. The project version is Ver.1 Rev.10 . This project is designed by using the schematic entry of Xilinx software package “Foundation 4.1” . The design is hierarchical. There are two top level schematics: • MEG2MAIN : it contains the data in/out buses and the processing MACROs. • MEG2INT : it contains the control and interface signals as well as the control and readout MACROs.
-
Upload
cody-phelps -
Category
Documents
-
view
223 -
download
0
description
mux PMT_MUX PMT_MUX cyclic memories PMT_FIFO PMT_FIFO INPMT_BLOCK
Transcript of MEG trigger system This short presentation describes the present status of the trigger algorithms of...
![Page 1: MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.](https://reader036.fdocuments.us/reader036/viewer/2022062311/5a4d1afd7f8b9ab059985249/html5/thumbnails/1.jpg)
MEG trigger system
This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA XCV812E. The project version is Ver.1 Rev.10 .
This project is designed by using the schematic entry of Xilinx software package “Foundation 4.1” .
The design is hierarchical. There are two top level schematics:• MEG2MAIN : it contains the data in/out buses and the
processing MACROs.• MEG2INT : it contains the control and interface signals as
well as the control and readout MACROs.