Measurement and Optimization of Electrical Process Window
Transcript of Measurement and Optimization of Electrical Process Window
![Page 1: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/1.jpg)
NanoCAD Lab
Measurement and Optimization of
Electrical Process Window
Tuck-Boon Chan*, Abde Ali Kagalwalla, Puneet Gupta
Dept. of EE, University of California Los Angeles
Work partly supported by NSF and UC Discovery IMPACT.
http://nanocad.ee.ucla.edu/
1
![Page 2: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/2.jpg)
Outline
• Definition and evaluation of
– Geometric Process Window (GPW)
– Electrical Process Window (EPW)
• EPW vs GPW
• Improving EPW
• EPW Approximations
2
![Page 3: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/3.jpg)
Process Window
3
Exposure = 0.8
Defocus = 0nm
Gate Length 87nm
Exposure
Defocus
Exposure = 1.0
Defocus = 160nm
Gate Length 53nm
Process window
(gate length > 65nm)
Exposure = 1.0
Defocus = 0nm
Gate Length 69nm
• Definition of process window:
– The range of process parameters that allows circuits to operate
under desired specifications [1].
[1] Mack, C. A., Legband, D. A., and Jug, S., “Data analysis for photolithography,” Microelectron. Eng. 46(1-4), 65–68 (1999).
![Page 4: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/4.jpg)
Geometric Process Window (GPW)
• Process parameters are within GPW iff
|critical dimension (CD)| < allowed CD deviation
• Edge placement error (EPE)
2 scenarios are considered :
1. CD = Lnom +/- 2*maximum EPE (W-GPW)
2. CD = Lnom +/- maximum EPE (A-GPW)4
LminLmax
EPE exceedstolerance
Min/max allowed EPELayoutPrinted contour
EPE
tolerance EPEs of transistors
EPE
%
0
4030
1020
Lnom
![Page 5: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/5.jpg)
Problems of GPW
1. Geometric tolerance does not quantify changes
in electrical specifications well. Averaging across transistor segments
• A transistor segment may violate geometric
tolerance but the transistor can work within
desired electrical specification
Averaging across multiple transistors
• ∆Delay averages across critical path
• ∆Power averages across all transistors
2. Not all shapes are critical but equal
effort/resources are dedicated.
5
EPE exceedstolerance
tolerance
![Page 6: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/6.jpg)
Electrical Process Window
• A process point is considered within EPW iff
• Need to extract circuit performance of printed
contours
– Modeling non-rectangular gate transistor
• Impact of interconnect linewidth variation is relatively
smaller compared to the impact of gate length
variation on transistor [2]
– Width variation averages over long wires.
– Resistance and capacitance change in opposite
directions as line width changes.
6
Circuit performance
Upper bound of allowed circuit performance
Lower bound of allowed circuit performance
≤ ≤
[2] Chan, T.-B., Ghaida, R. S., and Gupta, P., .Electrical modeling of lithographic imperfections,. VLSI DESIGN (2010).
![Page 7: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/7.jpg)
Modeling non-rectangular transistor [3]
• Slice simulated transistor channel
• Calculate Vth, effective width and length of each slice
• Find the total Ion and Ioff
7
Wd_i
Ws_i
Leff _i
Weff_i
Leff_i
ΔVth_i
Vth_i
y
z
S
S
Irregular channel Sliced channel Approximate slices and
extract Weff_i, Leff_i and Vth_i.
Evaluate and sum Ieff
of rectangular transistor
middle
edge
edge
[3] Chan, T.-B. and Gupta, P., .On electrical modeling of imperfect diffusion patterning,. VLSI DESIGN (2010).
![Page 8: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/8.jpg)
Delay centric EPW (DEPW)
8
• A process point is considered within DEPW iff
• Assume cell delay is inversely proportional to Ion
• Path delay is the sum of delay of each cell
Max(∆ path delay) Upper bound of allowed delay deviation
≤
Obtained from timing reportExtract Ion from simulated contourand original layout
![Page 9: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/9.jpg)
Leakage Power Centric EPW (PEPW)
9
• A process point is considered within PEPW iff
• Leakage power is proportional to Ioff
∆ power Upper bound of allowed leakage power deviation
≤
Extract Ioff from simulated contourand original layout
![Page 10: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/10.jpg)
Combined EPW (CEPW)
• Process window of multiple electrical metrics :
Intersection of EPWs
10
Exposure
DefocusPEPW
DEPWCEPW
A-GPW
W-GPW
![Page 11: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/11.jpg)
Relation between EPW and GPW
∆ Channel length (%)
W-GPW ∆ EPE (%)
A-GPW ∆ EPE (%)
DEPW∆ delay (%)
PEPW∆ power (%)
5 2.5 5 11 54
10 5 10 21 311
15 7.5 15 30 2476
11
• GPW and EPW are defined differently
Need to know relation between them for fair
comparison
• Simulate an INV (FO4) at worst case corners of
W-GPW using SPICE, measure the delay and
power deviation
Use SPICE model and layout from 45nm Nangate Open Cell library
(Vdd = 1.1V, Temperature = 25oC)
![Page 12: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/12.jpg)
Analysis Flow
12
Design : ISCAS-85 benchmark circuits
45nm Nangate Open Cell Library
Layout (original), timing report
Simulate layout using different process
parameters
EPE histogram
EPW Extraction
GPW Extraction
∆ Delay & ∆ Power Extraction
Synthesis, place
and route
timing reportLayout after
OPCRun OPC at nominal
process point
layout
Simulated contours
Filter printed contour with
short or open circuit
![Page 13: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/13.jpg)
GPW vs EPW
13
• GPW is pessimistic because
1. GPW: Limit by worst transistor
segment deviation
EPW: Average deviation of each
transistor segment
2. Averaging across multiple transistors
• ∆Delay averages across critical path
• ∆Power averages across all
transistors
3. All transistors are not equally important
=> Delay constraint is applied on
critical path only
• EPW is 1.5 to 6X larger than AGPW
on average
Exposure
Exposure
Exposure
Exposure
Defocus
Defocus
Defocus
Defocus
A-GPW
DEPW
PEPW
CEPW
Maximum
feasible region
![Page 14: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/14.jpg)
Improving EPWs
• Layout transparent process tuning
– Avoid major change in layout
• Increasing Vth or gate length
• We tried :
-2nm on critical cells
+2nm on non-critical cells
+/-2nm on all cells (i.e., a global CD push)
+/-20mV on all cells (i.e., a global Vth push)
14
DEPW
PEPWCEPW ??
![Page 15: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/15.jpg)
Improved DEPW and PEPW
15
0.60
0.70
0.80
0.90
1.00
1.10
1.20
-2nm on critical cells
only
-2nm on all cells
-20mV on all cells
+2 nm on non-critical
cells
+2nm on all cells
+20mV on all cells
Area of improved DEPWs normalized to reference DEPW
c432
c499
c880
c1355
c1908
Average
No
rma
lize
d a
rea
0.60
0.70
0.80
0.90
1.00
1.10
1.20
-2nm on critical cells
only
-2nm on all cells
-20mV on all cells
+2 nm on non-critical
cells
+2nm on all cells
+20mV on all cells
Area of improved PEPWs normalized to reference PEPW
c432
c499
c880
c1355
c1908
Average
No
rma
lize
d a
rea
![Page 16: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/16.jpg)
Improved CEPW
• Reducing Vth on all cells
– Improves CEPW consistently
– Can be done without knowing the
locations of critical cells
– -2nm gate length bias does not work as
well due to increased pinching
16
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.30
-2nm on critical cells
only
-2nm on all cells
-20mV on all cells
+2 nm on non-critical
cells
+2nm on all cells
+20mV on all cells
Area of improved CEPWs normalized to reference CEPW
c432
c499
c880
c1355
c1908
Average
No
rma
lize
d a
rea
![Page 17: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/17.jpg)
EPW Approximation
Motivation: Critical path of a design may not be provided to
lithography process
Method 1 : Use EPE histogram generated in OPC
• Estimate EPW without extracting channel shape of each transistor
• Approximate average delay and power deviation induced by EPEs
of all transistors as an equivalent transistor
17
EPE
%
0
Nominal channel length
Equivalent transistorEPE histogram
4030
1020
0.4 W
0.2 W
0.3 W
0.1 WW
Reference transistor
Process point
![Page 18: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/18.jpg)
Method 2 : Use the shape of every transistor
• Ioff of each transistor is available => No approximation on PEPW
• Delay deviation of each transistor :
• A process point is considered within DEPW iff
Average delay deviation of R transistors with worst delay deviation
• R= 1 , Lower bound of DEPW but too pessimistic
• R= 30, Critical path is usually more than one transistor
=> Average transistor stages along critical path
• R= Total transistors, Assume EPE distribution on critical path is
similar to that of all transistor
18
![Page 19: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/19.jpg)
Approximation quality
19
00.10.20.30.40.50.60.70.80.9
11.1
c4
32
c4
99
c8
80
c1355
c1
90
8A
ve
rag
e
c4
32
c4
99
c8
80
c1
35
5c1
90
8A
ve
rag
e
c432
c4
99
c8
80
c1
35
5c1
90
8A
ve
rag
e
c4
32
c4
99
c8
80
c1
35
5c1908
Ave
rag
e
c4
32
c4
99
c8
80
c1
35
5c1
90
8A
ve
rag
e
c4
32
c499
c8
80
c1
35
5c1
90
8A
ve
rag
e
c4
32
c4
99
c8
80
c1
35
5c1
90
8A
vera
ge
c4
32
c4
99
c8
80
c1
35
5c1
90
8A
ve
rag
e
EPW region and covered EPW region but not covered Out of EPW
No
rmal
ized
are
a
A-GPW DEPW PEPW CEPW
Approximation using EPE histogram
DEPW CEPW DEPW CEPW
Approximation using shape Approximation using shapeR=30 R= all transistors
80% of reference EPW
• All approximations have better area coverage compared to A-GPW
• Low area coverage in histogram-PEPW leads to poor coverage in
histogram-CEPW
• Approximation using the shape of each transistor is the best:
– No area out of EPW, covered 80% area of reference EPW
Reference DEPW only consider transistor along critical path but approximate DEPW uses histogram of entire design (more averaging)
![Page 20: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/20.jpg)
Summary
• We propose EPW which is a better measure of process
window than conventional GPW
• Area of EPW is 1.5 to 6 times larger than that of GPW
on average
• Layout transparent methods can improve EPW by 10%
• Approximation to EPW covers 80% of the area of
reference EPW for all benchmark circuits
• Future work: Analyzing only representative layouts
– Reduce lithography simulation runtime in EPW
calculation
– Can be used for OPC recipe optimization
20
![Page 21: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/21.jpg)
Backup slides
21
![Page 22: Measurement and Optimization of Electrical Process Window](https://reader033.fdocuments.us/reader033/viewer/2022052301/6288e962fcd6a101ca409589/html5/thumbnails/22.jpg)
Results: EPW Approximations
22