Lecture No 14 Functional Dependencies & Normalization ( III ) Mar 04 th 2011 Database Systems.
Lecture No. 14
description
Transcript of Lecture No. 14
![Page 1: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/1.jpg)
Lecture No. 14
Combinational Functional Devices
svbitec.wordpress.comsvbitec.wordpress.com
![Page 2: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/2.jpg)
Digital Logic &Design
Vishal Jethva
Lecture 14
svbitec.wordpress.com
svbitec.wordpress.comsvbitec.wordpress.com
![Page 3: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/3.jpg)
Recap
Odd-Prime Number Detector Circuit Using Quine-McCluskey Method
Combinational Logic Implemented in SOP and POS form Design and Implementation Steps Timing Diagram Active High/Low inputs/outputs
svbitec.wordpress.comsvbitec.wordpress.com
![Page 4: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/4.jpg)
Odd-Parity Function
Input Output Input Output
D3 D2 D1 D0 P D3 D2 D1 D0 P
0 0 0 0 1 1 0 0 0 0
0 0 0 1 0 1 0 0 1 1
0 0 1 0 0 1 0 1 0 1
0 0 1 1 1 1 0 1 1 0
0 1 0 0 0 1 1 0 0 1
0 1 0 1 1 1 1 0 1 0
0 1 1 0 1 1 1 1 0 0
0 1 1 1 0 1 1 1 1 1
svbitec.wordpress.comsvbitec.wordpress.com
![Page 5: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/5.jpg)
SOP Expression SImplification
D3D2\D1D0
00 01 11 10
00 1 0 1 0
01 0 1 0 1
11 1 0 1 0
10 0 1 0 1
svbitec.wordpress.comsvbitec.wordpress.com
![Page 6: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/6.jpg)
Simplifying Expression
DCBADCBAABCDDCABDBCADCBACDBADCBA
)()()()( DCDCBACDDCABDCDCBACDDCBA
)()()()( DCDCBADCDCBACDDCABCDDCBA
))(())(( BABADCDCABBACDDC
))(())(( BADCBADC )( YXXYYX
)()( DCBA
svbitec.wordpress.comsvbitec.wordpress.com
![Page 7: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/7.jpg)
Odd-Parity Generator Circuit
A
DC
B P
svbitec.wordpress.comsvbitec.wordpress.com
![Page 8: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/8.jpg)
Operation of Odd-Parity circuit
A
B
C
D
P
t0 t1 t2 t3 t4 t5 t6 t7 t8
svbitec.wordpress.comsvbitec.wordpress.com
![Page 9: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/9.jpg)
XOR & XNOR Gates
XOR function
XNOR function
BABA
ABBA
svbitec.wordpress.comsvbitec.wordpress.com
![Page 10: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/10.jpg)
XOR Gate
A
BF
svbitec.wordpress.comsvbitec.wordpress.com
![Page 11: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/11.jpg)
XNOR Gate
A
BF
svbitec.wordpress.comsvbitec.wordpress.com
![Page 12: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/12.jpg)
Combinational Functional Devices
Comparators BCD to 7-Segment Parity Generator Circuit
svbitec.wordpress.comsvbitec.wordpress.com
![Page 13: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/13.jpg)
Half & Full Adders
Half Adder Full Adder
svbitec.wordpress.comsvbitec.wordpress.com
![Page 14: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/14.jpg)
Half & Full Adders
A
B
Cout
Inpu
t Bits
Out
put B
its
Half-Adder
A
B
Cin
CoutIn
put B
its
Out
put B
its
Full-Adder
svbitec.wordpress.comsvbitec.wordpress.com
![Page 15: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/15.jpg)
Half-Adder
Function Table Expression Logic Circuit
svbitec.wordpress.comsvbitec.wordpress.com
![Page 16: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/16.jpg)
Half-Adder Function Table
Input Output
A B Sum Carry Out
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
svbitec.wordpress.comsvbitec.wordpress.com
![Page 17: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/17.jpg)
Half-Adder Circuit
A
B
Cout
BABABASum ABCarryOut
svbitec.wordpress.comsvbitec.wordpress.com
![Page 18: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/18.jpg)
Full-Adder
Function Table Expression Logic Circuit
svbitec.wordpress.comsvbitec.wordpress.com
![Page 19: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/19.jpg)
Full-Adder Function Table
Input Output
A B Carry In (C)
Sum Carry Out
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1svbitec.wordpress.comsvbitec.wordpress.com
![Page 20: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/20.jpg)
Sum Expression
ABCCBACBACBASum
)()( BCCBACBCBASum
)()( CBACBASum
CBASum
svbitec.wordpress.comsvbitec.wordpress.com
![Page 21: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/21.jpg)
Carry Out Expression
ABCCABCBABCACarryOut
)()( CCABBABACCarryOut
ABBACCarryOut )(
svbitec.wordpress.comsvbitec.wordpress.com
![Page 22: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/22.jpg)
Full-Adder Circuit
A
B
Cout
C
CBASum ABBACCarryOut )(
svbitec.wordpress.comsvbitec.wordpress.com
![Page 23: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/23.jpg)
Full-Adder
Full-Adder = Half-Adder + Half-Adder
svbitec.wordpress.comsvbitec.wordpress.com
![Page 24: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/24.jpg)
Full-Adder based on Two Half-Adders
A
B
Cout
Half-Adder
A
B
Cout
Half-Adder
Cin
A
B
Cout
svbitec.wordpress.comsvbitec.wordpress.com
![Page 25: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/25.jpg)
Parallel Binary Adder
Multiple Single bit Full-Adder connected in Parallel
svbitec.wordpress.comsvbitec.wordpress.com
![Page 26: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/26.jpg)
4-bit Parallel Adder
ABC
in
Cou
t
ABC
in
Cou
t
ABC
in
Cou
t
ABC
in
Cou
t
A0B0A1B1A2B2A3B3
S0S1S2S3Cout
0
svbitec.wordpress.comsvbitec.wordpress.com
![Page 27: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/27.jpg)
Carry Propagation
Carry Ripple Look-Ahead Carry Circuits
svbitec.wordpress.comsvbitec.wordpress.com
![Page 28: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/28.jpg)
Look-Ahead Carry Circuit
A
B
Cout
Cin
P
G
svbitec.wordpress.comsvbitec.wordpress.com
![Page 29: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/29.jpg)
Sum & Carry Expressions
CPSum
GCPCarryOut
svbitec.wordpress.comsvbitec.wordpress.com
![Page 30: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/30.jpg)
Carry Expressions
0100112 CPPGPGC
0001 GPCC
100011112 )( GGPCPGPCC
0321003211322334 CPPPPGPPPGPPGPGC
nnn BAP nnn BAG
201001122223 )( GCPPGPGPGPCC
02100211223 CPPPGPPGPGC
svbitec.wordpress.comsvbitec.wordpress.com
![Page 31: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/31.jpg)
Look-Ahead Carry Generator
A0
B0
P0
G0
A1
B1
P1
G1
A2
B2
P2
G2
A3
B3
P3
G3
Look-AheadCarry
Generator
C0
P0
C0
S0
P1
C1
S1
P2
C2
S2P2
C2
S3
P3
C3
C4svbitec.wordpress.comsvbitec.wordpress.com
![Page 32: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/32.jpg)
MSI-Adders
74LS83A 74LS283 16-pin ICs 4-bit A input 4-bit B input 4-bit Sum output 1-bit Carry in 1-bit Carry Out
svbitec.wordpress.comsvbitec.wordpress.com
![Page 33: Lecture No. 14](https://reader036.fdocuments.us/reader036/viewer/2022062408/56814110550346895dacd5fd/html5/thumbnails/33.jpg)
12-bit Parallel Adder
74LS283
Sum (8-11)
A (8-11) B (8-11)
74LS283
Sum (4-7)
B (4-7)
74LS283
Sum (0-3)
B (0-3)A (4-7) A (0-3)
C0=0C4C8C12
svbitec.wordpress.comsvbitec.wordpress.com