L10 Kvs MOSFET Full

download L10 Kvs MOSFET Full

of 63

Transcript of L10 Kvs MOSFET Full

  • 8/12/2019 L10 Kvs MOSFET Full

    1/63

    ESc201 : Introduction to Electronics

    Metal Oxide Semiconductor Field Effect Transistors (MOSFETs)

    r. . . r vas avaDept. of Electrical Engineering

    IIT Kanpur

    1

  • 8/12/2019 L10 Kvs MOSFET Full

    2/63

    Introduction

    Classification of MOSFET

    P channelEnhancement typeDe letion t e

    N channelEnhancement typeDepletion type

    2

    Widely used in IC circuits

  • 8/12/2019 L10 Kvs MOSFET Full

    3/63

    MOSFET

    e a x e em con uc or e ec rans s or

    3 An NMOSFET

  • 8/12/2019 L10 Kvs MOSFET Full

    4/63

    Device Structure of Enhancement-Type NMOS

    L: 1 to 10 m

    4

    Thickness of oxide layer: 0.02 to 0.1 m

  • 8/12/2019 L10 Kvs MOSFET Full

    5/63

    Device Structure of Enhancement-Type NMOS

    5

  • 8/12/2019 L10 Kvs MOSFET Full

    6/63

    Symbols

    NMOSFET

    a Circuit s mbol for the n-channel enhancement-t e MOSFET.

    (b) Modified circuit symbol with an arrowhead on the source terminal todistinguish it from the drain and to indicate device polarity (i.e., n channel).

    66

    (c) Simplified circuit symbol to be used when the source is connected to the body

    or when the effect of the body on device operation is unimportant.

  • 8/12/2019 L10 Kvs MOSFET Full

    7/63

    Symbols

    NMOSFET

    MostlyUsed

    PMOSFET

    7

  • 8/12/2019 L10 Kvs MOSFET Full

    8/63

    Physical Operation

    rea ng an n c anne

    Drain current controlled b v

    Drain current controlled by vGS

    8

  • 8/12/2019 L10 Kvs MOSFET Full

    9/63

    Creating a Channel for Current Flow

    The enhance ent-t e N O transistor with a ositi evoltage applied to the gate.

    An n channel is induced at the to of the substrate

    9

    beneath the gate.

  • 8/12/2019 L10 Kvs MOSFET Full

    10/63

    Drain Current Controlled by Small Voltage v DS

    An NMOS transistor with v GS >V t and with a small v DS applied.

    e c anne e s un orm.The device acts as a resistance.

    10

    .

    Drain current is proportional to ( v GS V t ) v DS .

  • 8/12/2019 L10 Kvs MOSFET Full

    11/63

    v DS is increased

    Operation of the enhancement NMOS transistor as v DS isincreased.

    The induced channel acquires a tapered shape.

    Channel resistance increases as v is increased

    11

    Drain current is controlled by both of the two voltages.

  • 8/12/2019 L10 Kvs MOSFET Full

    12/63

    Channel Pinch- Off

    Channel is inched off

    Inversion layer disappeared at the drain pointDrain current is nt disappeared

    Drain current is saturated and only controlled byGS

    Triode re ion and saturation re ion

    12

  • 8/12/2019 L10 Kvs MOSFET Full

    13/63

    Drain Current Controlled by vGS

    v GS creates the channel.

    Increasing v GS will increase the conductance ofthe channel.

    At saturation region only the v GS controls thedrain current.

    At subthreshold region, drain current has theexponential relationship with v GS

    13

  • 8/12/2019 L10 Kvs MOSFET Full

    14/63

    Transfer Characteristics

    I D(mA) N-MOSFET

    For

    V DS V GS V T

    Cut On

    14

    V GS(V)

    V t: Threshold Voltage 14

  • 8/12/2019 L10 Kvs MOSFET Full

    15/63

    I-V Characteristics

    15

  • 8/12/2019 L10 Kvs MOSFET Full

    16/63

    Regions of Transistor Operation

    Cut off region ( v GS < V t ) Input voltage less than threshold voltage

    -

    iD(mA)

    CutOff

    On

    16vGS(V)V T: Threshold Voltage 16

  • 8/12/2019 L10 Kvs MOSFET Full

    17/63

    Regions of Transistor Operation

    r o e reg on v GS > T an v DS < v GS T Linear relationship between i DS and v DS reflects resistive

    behaviour for small v DS

    -

    G S T

    D S G S T

    v

    v v V

    ><

    iD(mA)

    CutOff

    On

    17vGS(V)V T: Threshold Voltage 17

  • 8/12/2019 L10 Kvs MOSFET Full

    18/63

    Regions of Transistor Operation

    Transistor is on Drain bias is above saturation voltage G S T v V > Amplifier should operate in this region

    -

    D S G S T v v V >

    iD

    (mA)

    CutOff

    On

    18V T: Threshold Voltage 18

  • 8/12/2019 L10 Kvs MOSFET Full

    19/63

  • 8/12/2019 L10 Kvs MOSFET Full

    20/63

    Different values of v GS (> V t ) provides different i DSand vDSCharacteristics

    20

  • 8/12/2019 L10 Kvs MOSFET Full

    21/63

    The Switch Current Source MOSFET Model

    MOS Device Open State Closed State

    21

  • 8/12/2019 L10 Kvs MOSFET Full

    22/63

    The Switch Current Source MOSFET Model

    When v > V and v > v V the amount of current provided by the source is

    ( )2 D GS T i v V = Unit of K: A/V 2

    'where n n oxW

    K k C = = W: gate width; L: gate Length

    k n: Constant related to MOSFET properties (A/V 2)

    22

    n Cox: Capacitance per unit area of parallel plate capacitor bygate electrode and channels

  • 8/12/2019 L10 Kvs MOSFET Full

    23/63

  • 8/12/2019 L10 Kvs MOSFET Full

    24/63

  • 8/12/2019 L10 Kvs MOSFET Full

    25/63

    Example-3: Assume: K= 1mA/V 2 and V T = 1V

    +

    _

    GS operate in saturation region

    G S T v V > 5 1G S v> D S G S T v v> 6 VG S v 1 V 6 VG S v< The first solution is not consistent with our initial assumption

    of operation in the saturation mode V t (=2 V)

    GSV 3 V=5 V

    S V 3 V = R D=

    D

    S

    S

    SS II

    R ==.

    VD = 1 V

    =+= K 553R SVS

    31

    mA0.4-5 V

  • 8/12/2019 L10 Kvs MOSFET Full

    32/63

    Example 5 (DC Analysis of MOSFET Circuits)

    Desi n the circuit shown in fi ure for MOSFET to o erate in saturation with drain voltage of 0.1 V. Determine R D .The MOSFEThas V t = 1 V and kn `W/L = 1 mA/V 2 . Neglect r 0.

    VDD = + 5 V G S T v V v v V >>

    R DIDT G D

    V v>VD = +0.1 V ( )GSV 5 V >V T = MOSFET is ON

    V4.91.05VGD ==

    32

    T G D

    MOSFET is not in saturation

  • 8/12/2019 L10 Kvs MOSFET Full

    33/63

    Example 6 (DC Analysis of MOSFET Circuits)

    saturation region with I D = 0.4 mA. The MOSFET has V t = 2 V, nC0 x =

    20 A/V 2 , L = 10 m and W = 100 m. Neglect r 0 .

    10 V v V >S G S T v v V >

    VDVGD= 0

    T G S D S V v v> .

    T G D

    33

    GD = GD t

  • 8/12/2019 L10 Kvs MOSFET Full

    34/63

    ID = 0.4 mA, V t = 2 V, nC0 x = 20 A/V 2 L = 10 m and W = 100 m.

    GS )2V(101020

    2mA0.4 = 2tGS00D )VV(L

    C2

    I = x2

    10 V

    GSGS

    VGS = 0 or 4 V

    G S T v V >GD tV V