Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware...
-
Upload
garry-quinn -
Category
Documents
-
view
227 -
download
0
Transcript of Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware...
![Page 1: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/1.jpg)
Introduction to ASIC flow and Verilog HDL
![Page 2: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/2.jpg)
What is Verilog ?
IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital system
Used in both hardware simulation and synthesis
HDL : A text programing language used for model a piece of hardware
![Page 3: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/3.jpg)
More Terminology:
Register Transfer Level : A type of behavioral modeling, for the purpose of synthesis.
Synthesis : Translating HDL to a circuit and then optimizing the represented circuit.
RTL Synthesis : Translating the RTL model of hardware into an optimized technology specific gate level implementation.
![Page 4: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/4.jpg)
What is Synthesis?
![Page 5: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/5.jpg)
Synthesis Implementation (Basic)
![Page 6: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/6.jpg)
Basic VLSI Design Flow:
![Page 7: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/7.jpg)
Synthesis vs Simulation
![Page 8: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/8.jpg)
Synthesis Flow
![Page 9: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/9.jpg)
Basics of Combinational Digital Design
Using a NAND gate, how many ways can you come up with an Inverter?
![Page 10: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/10.jpg)
Implementing an Inverter using 2:1 MUX
Equation of the Mux :
Output = S * A + S (bar) * B
If we replace A with zero and B with 1 we get the functionality of an Inverter
Output = S * 0 + S (bar) * 1
Output = S (bar)
You can verify using truth tables, the following circuit describes an inverter using 2:1 MUX
![Page 11: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/11.jpg)
And Gate using 2:1 MUX Equation of the Mux :
Output = S * A + S (bar) * B
Tie Input B to zero we get
Output = S*A (AND gate)
![Page 12: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/12.jpg)
2:1 MUX using only NAND Gates
![Page 13: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/13.jpg)
Verilog : The module
![Page 14: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/14.jpg)
Behavioral Description (Continuous /Dataflow Assignment)
Continuous assignment use the assign keyword.
A simple natural way to express the circuit.
Specify the logic expression instead of describing the gate level.
HDL more useful if used as a higher level of abstraction.
The RHS is continuously evaluated as a function of arbitrarily changing
inputs
The target / output is a net driven by combinational logic
![Page 15: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/15.jpg)
Implementation of a Dataflow Assignment
![Page 16: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/16.jpg)
Behavioral Description (Procedural Assignment) An alternative, often higher level of abstraction in behavioral class
Two structured procedural statements : always and initial.
Rather than specifying a circuit by Boolean expression, we use if – else (case, while, for statements)
Supports richer control structures and provides greater flexibility.
![Page 17: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/17.jpg)
Mux Implementation of Procedural statement with always
![Page 18: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/18.jpg)
Gate Level : Structural Description
Provides gate level details of the design.
Net represents connections between hardware elements. Nets are declared with the keyword wire
This coding style is error prone, it’s used only when we are sure about the exact circuit implementation
Verilog supports basic logic gates as primitives
: and, or, nor, NAND, XOR, XNOR, NOT, buf
![Page 19: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/19.jpg)
Structural Implementation of MUX
![Page 20: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/20.jpg)
Verilog Registers In digital design registers represents memory elements.
Digital registers need a clock to operate and update their state at a particular edge.
Registers in Verilog are different from digital design, please don’t confuse
In Verilog (reg) simple means a variable that can hold value, which can be changed anytime by assigning a new one
![Page 21: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/21.jpg)
Combining Procedural and Continuous
![Page 22: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/22.jpg)
The case statement: Case and if can be used interchangeably to implement conditional
execution within always blocks.
Case statements can be more easily read
![Page 23: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/23.jpg)
N - bit signals in verilog
2:1 MUX with 8 – bit operands.
![Page 24: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/24.jpg)
Multi bit arithmetic the easy way:
![Page 25: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/25.jpg)
Port Connection Implementation
![Page 26: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/26.jpg)
Connecting module instantiation Ports
module Full_Adder(Cin, x, y, Cout, s);
input Cin;
input x, y;
output Cout;
output s;
wire c1, c2, s1;
Half_Add HA1(x, y, c1, s1);
Half_Add HA2(s1, Cin, c2, s);
assign Cout = c1 | c2;
endmodule
![Page 27: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/27.jpg)
Basic Verilog Construct
![Page 28: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/28.jpg)
Verilog Combinational Logic
![Page 29: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/29.jpg)
Alternative coding style for CL
![Page 30: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/30.jpg)
Combined Verilog code for Flip Flop
![Page 31: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/31.jpg)
Incorrect specification in Verilog:
Use always block sensitivity list to wait for clock to change
![Page 32: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/32.jpg)
Sequential vs Combinational in always block
![Page 33: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/33.jpg)
Synchronous vs Asynchronous clear
![Page 34: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/34.jpg)
Implementing Asynchronous/Synchronous Reset
![Page 35: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/35.jpg)
Verilog Implementation for Asynch/Synch Reset
![Page 36: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/36.jpg)
Synchronous vs Asynchronous -III
![Page 37: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/37.jpg)
Synchronous vs Asynchronous Reset
![Page 38: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/38.jpg)
Getting the best of both worlds: Synchronize the asynchronous external reset signal.
Use this synchronous signal as input to all asynchronous flip flops.
Asynch reset FF takes less logic to implement, consumes less power.
![Page 39: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/39.jpg)
The Asynchronous Metastable Problem
![Page 40: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/40.jpg)
Blocking vs Non-Blocking
![Page 41: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/41.jpg)
Swap function using blocking/non blocking
![Page 42: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/42.jpg)
Assignment style for Sequential design
![Page 43: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/43.jpg)
Use Non-Blocking for Sequential Logic
![Page 44: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/44.jpg)
Use Blocking for Combinational Logic
![Page 45: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/45.jpg)
Structural Representation (Revisited)
![Page 46: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/46.jpg)
Structural Representation of a 4-bit Adder
![Page 47: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/47.jpg)
![Page 48: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/48.jpg)
![Page 49: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/49.jpg)
Modeling Finite State Machines
![Page 50: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/50.jpg)
Moore Machine example
![Page 51: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/51.jpg)
Code for Traffic light controller
![Page 52: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/52.jpg)
Traffic light controller code(contd.)
![Page 53: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/53.jpg)
Further thoughts:
![Page 54: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/54.jpg)
Non-latched Traffic light controller code:
![Page 55: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/55.jpg)
Non-latched code (continued):
![Page 56: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/56.jpg)
Moore Machine : Example 2
![Page 57: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/57.jpg)
Code for parity detector:
![Page 58: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/58.jpg)
Parity Detector code (continued):
![Page 59: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/59.jpg)
Reasoning it’s a Moore
![Page 60: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/60.jpg)
Mealy Machine : Example
![Page 61: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/61.jpg)
Sequence Detector : Code
![Page 62: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/62.jpg)
Sequence Detector code :(continued)
![Page 63: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/63.jpg)
![Page 64: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/64.jpg)
Example with Multiple Modules
![Page 65: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/65.jpg)
The Compliment module
![Page 66: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/66.jpg)
The Adder Module
![Page 67: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/67.jpg)
The parity checker module
![Page 68: Introduction to ASIC flow and VerilogHDL. What is Verilog ? IEEE industry standard Hardware Descriptive Language (HDL) – used to describe a digital.](https://reader036.fdocuments.us/reader036/viewer/2022062519/5697c0311a28abf838cdb0ec/html5/thumbnails/68.jpg)
Top Level Module: Interconnecting the lower level modules