II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX...

35
GR15 Regulations (2015-16) II- SEMESTER 40

Transcript of II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX...

Page 1: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

II- SEMESTER

40

Page 2: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES

M.Tech (ES) I Year - II Semester Course Code: GR15D5084 L/P/C: 4/0/4 COURSE OBJECTIVES

• To provide sound foundation of digital signal processing (DSP) architectures for designing efficient VLSI architectures for DSP systems.

• To analyze general purpose digital signal processors. • To understand pipelining, parallel processing and retiming. • To illustrate the features of on-chip peripheral devices and its interfacing along with its

programming details. • To analyze DSP architectures.

COURSE OUTCOMES: After going through this course the student will be able to

• An ability to design analog and digital filters for signal-processing applications. • An ability to recognize the fundamentals of fixed and floating point architectures of

various DSPs. • An ability to learn the architecture details and instruction sets of fixed and floating

point DSPs. • An ability to Infer about the control instructions, interrupts, and pipeline operations. • An ability to analyze and learn to implement the signal processing algorithms in DSPs. • An ability to learn the DSP programming tools and use them for applications. • An ability to design and implement signal processing modules in DSPs.

UNIT –I Introduction to Digital Signal Processing: Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation. Computational Accuracy in DSP Implementations: Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter. UNIT –II Architectures for Programmable DSP Devices: Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

42

Page 3: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT -III Programmable Digital Signal Processors: Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family of DSP Devices: Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor. Introduction to Black fin Processor - The Black fin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals. UNIT –V Interfacing Memory and I/O Peripherals to Programmable DSP Devices: Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA). TEXT BOOKS

1. Digital Signal Processing – Avtar Singh and S. Srinivasan, Thomson Publications, 2004. 2. A Practical Approach To Digital Signal Processing - K Padmanabhan, R.

Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009 3. Embedded Signal Processing with the Micro Signal Architecture: Woon-Seng Gan,

Sen M.Kuo, Wiley-IEEE Press, 2007 REFERENCE BOOKS

1. Digital Signal Processors, Architecture, Programming and Applications – B. Venkataramani and M. Bhaskar, 2002, TMH.

2. Digital Signal Processing – Jonatham Stein, 2005, John Wiley.

43

Page 4: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

EMBEDDED NETWORKING

M.Tech (ES) I Year - II Semester Course Code: GR15D5085 L/P/C: 4/0/4 COURSE OBJECTIVES

• To study various Embedded communication protocols. • To learn USB and CAN bus protocols. • To know the basics of Ethernet module. • To understand the concept of Embedded webserver. • To familiarize about wireless sensor networks.

COURSE OUTCOMES: After going through this course the student will be able to

• Differentiate serial and parallel communication protocols. • Design and develop an application using USB and CAN Protocols • Demonstrate working principle of Ethernet module. • Write a HTML code for creating webpages. • Develop an application for serving webpages with dynamic data. • Interface different devices in a wireless configuration. • Carry out energy-efficient routing in wireless embedded networking.

UNIT –I Embedded Communication Protocols: Embedded Networking: Introduction – Serial/Parallel Communication – Serial communication protocols -RS232 standard – RS485 – Synchronous Serial Protocols -Serial Peripheral Interface (SPI) – Inter Integrated Circuits (I2C) – PC Parallel port programming - ISA/PCI Bus protocols – Firewire. UNIT –II USB and CAN Bus: USB bus – Introduction – Speed Identification on the bus – USB States – USB bus communication: Packets –Data flow types –Enumeration –Descriptors –PIC 18 Microcontroller USB Interface – C Programs –CAN Bus – Introduction - Frames –Bit stuffing –Types of errors –Nominal Bit Timing – PIC microcontroller CAN Interface –A simple application with CAN. UNIT –III Ethernet Basics: Elements of a network – Inside Ethernet – Building a Network: Hardware options – Cables, Connections and network speed – Design choices: Selecting components –Ethernet Controllers –Using the internet in local and internet communications – Inside the Internet protocol.

44

Page 5: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT –IV Embedded Ethernet: Exchanging messages using UDP and TCP – Serving web pages with Dynamic Data – Serving web pages that respond to user Input – Email for Embedded Systems – Using FTP – Keeping Devices and Network secure. UNIT –V Wireless Embedded Networking: Wireless sensor networks – Introduction – Applications – Network Topology – Localization –Time Synchronization - Energy efficient MAC protocols –SMAC – Energy efficient and robust routing –Data Centric routing. TEXT BOOKS

1. Embedded Systems Design: A Unified Hardware/Software Introduction - Frank Vahid, Tony Givargis, John & Wiley Publications, 2002

2. Parallel Port Complete: Programming, interfacing and using the PCs parallel printer port - Jan Axelson, Penram Publications, 1996.

REFERENCE BOOKS

1. Advanced PIC microcontroller projects in C: from USB to RTOS with the PIC18F series - Dogan Ibrahim, Elsevier 2008.

2. Embedded Ethernet and Internet Complete - Jan Axelson, Penram publications, 2003. 3. Networking Wireless Sensors - BhaskarKrishnamachari, Cambridge press 2005.

45

Page 6: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

CPLD AND FPGA ARCHITECTURES AND APPLICATIONS

M.Tech (ES) I Year - II Semester Course Code: GR15D5086 L/P/C: 4/0/4 COURSE OBJECTIVES

• To understand the concept of Programmable Logic Device architectures and technologies.

• Underlying FPGA architectures and technologies in detail. • To understand the difference between CPLDs and FPGAs • To provide knowledge about SRAM Programmable FPGA Device architecture. • To comprehend knowledge about Anti-Fuse Programmable FPGA Device architecture. • To furnish knowledge about various applications of FPGA. • To provide knowledge about FPGA based case studies.

COURSE OUTCOMES: After going through this course the student will be able to

• To know the concept of programmable architectures. • Perceiving CPLD and FPGA technologies • Study and compare the different architectures of CPLDs and FPGAs • An ability to know the SRAM Technology based FPGAs • An ability to know the Anti-Fuse Technology based FPGAs • Design and impose applications using FPGAs. • Construct a digital system using FPGA.

UNIT-I Introduction to Programmable Logic Devices: Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation. UNIT-II Field Programmable Gate Arrays: Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs. UNIT -III SRAM Programmable FPGAs: Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

46

Page 7: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT -IV Anti-Fuse Programmed FPGAs: Introduction, Programming Technology, Device Architecture, TheActel ACT1, ACT2 and ACT3 Architectures. UNIT -V Design Applications: General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture. TEXT BOOKS

1. Field Programmable Gate Array Technology - Stephen M. Trimberger, Springer International Edition.

2. Digital Systems Design - Charles H. Roth Jr, Lizy Kurian John, Cengage Learning. REFERENCE BOOKS

1. Field Programmable Gate Arrays - John V. Oldfield, Richard C. Dorf, Wiley India. 2. Digital Design Using Field Programmable Gate Arrays - Pak K.

Chan/SamihaMourad, Pearson Low Price Edition. 3. Digital Systems Design with FPGAs and CPLDs - Ian Grout, Elsevier, Newnes. 4. FPGA based System Design - Wayne Wolf, Prentice Hall Modern Semiconductor

Design Series.

47

Page 8: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

SENSORS AND ACTUATORS

M.Tech (ES) (ELECTIVE–III)

I Year - II Semester Course Code: GR15D5087 L/P/C: 4/0/4 COURSE OBJECTIVES

• Describe the criteria for selecting a sensor for a particular measurement. • Relate some basic principles and techniques of micro sensors and actuators. • Determine characteristics of various types of mechanical sensors. • Interpret physical principles applied in sensors and actuators. • Identify various types of sensors including thermal, mechanical, electrical, electro

mechanical and optical sensors. • Classify of imminent Sensors and Actuators. • Apply the acquired knowledge to specific Sensors and Actuators related problems and

projects at work. COURSE OUTCOMES: After going through this course the student will be able to

• Relate about the working principles and architecture of a large number of sensors and their elements. • Classify the use sensors and equipment for measuring mechanical quantities and temperature. • Apply the architecture and working principles of the most common electrical motor types. • Identify and discriminate various electrical drives and actuators. • Analyze and interpret in an active way with the specialists in these areas. • Identify the forthcoming Sensors and Actuators. • Take advanced course in this area.

UNIT -I Sensors / Transducers: Principles – Classification – Parameters – Characteristics – Environmental Parameters (EP) – Characterization Mechanical and Electromechanical Sensors: Introduction – Resistive Potentiometer – Strain Gauge – Resistance Strain Gauge – Semiconductor Strain Gauges -Inductive Sensors: Sensitivity and Linearity of the Sensor –Types-Capacitive Sensors:– Electrostatic Transducer– Force/Stress Sensors Using Quartz Resonators – Ultrasonic Sensors UNIT –II Thermal Sensors: Introduction – Gas thermometric Sensors – Thermal Expansion Type Thermometric Sensors – Acoustic Temperature Sensor – Dielectric Constant and Refractive Index thermosensors – Helium Low Temperature Thermometer – Nuclear Thermometer – Magnetic Thermometer – Resistance Change Type Thermometric Sensors –Thermoemf Sensors– Junction

48

Page 9: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

Semiconductor Types– Thermal Radiation Sensors –Quartz Crystal Thermoelectric Sensors – NQR Thermometry – Spectroscopic Thermometry – Noise Thermometry – Heat Flux Sensors Magnetic sensors: Introduction – Sensors and the Principles Behind – Magneto-resistive Sensors –Anisotropic Magnetoresistive Sensing – Semiconductor Magnetoresistors– Hall Effect and Sensors –Inductance and Eddy Current Sensors– Angular/Rotary Movement Transducers – Synchros –Synchro-resolvers - Eddy Current Sensors – Electromagnetic Flowmeter – Switching Magnetic Sensors SQUID Sensors UNIT -III Radiation Sensors: Introduction – Basic Characteristics – Types of Photosensistors/Photo detectors– X-ray and Nuclear Radiation Sensors– Fiber Optic Sensors Electro analytical Sensors: Introduction – The Electrochemical Cell – The Cell Potential – Standard Hydrogen Electrode (SHE) – Liquid Junction and Other Potentials – Polarization – Concentration Polarization-– Reference Electrodes - Sensor Electrodes – Electro ceramics in Gas Media . UNIT -IV Smart Sensors: Introduction – Primary Sensors – Excitation – Amplification – Filters – Converters –Compensation– Information Coding/Processing - Data Communication – Standards for Smart Sensor Interface – The Automation Sensors–Applications: Introduction – On-board Automobile Sensors (Automotive Sensors)– Home Appliance Sensors – Aerospace Sensors –– Sensors for Manufacturing –Sensors for environmental Monitoring UNIT -V Actuators: Pneumatic and Hydraulic Actuation Systems- Actuation systems – Pneumatic and hydraulic systems - Directional Control valves – Presure control valves – Cylinders - Servo and proportional control valves – Process control valves – Rotary actuators Mechanical Actuation Systems- Types of motion – Kinematic chains – Cams – Gears – Ratchet and pawl – Belt and chain drives – Bearings – Mechanical aspects of motor selection Electrical Actuation Systems-Electrical systems -Mechanical switches – Solid-state switches Solenoids – D.C. Motors – A.C. motors – Stepper motors TEXT BOOKS 1. D. Patranabis – “Sensors and Transducers” –PHI Learning Private Limited. 2. W. Bolton – “Mechatronics” –Pearson Education Limited. REFERENCE BOOKS 1. Sensors and Actuators – D. Patranabis – 2nd Ed., PHI, 2013.

49

Page 10: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

WIRELESS COMMUNICATIONS AND

NETWORKS (ELECTIVE–III) M.Tech (ES) I Year - II Semester Course Code: GR15D5088 L/P/C: 4/0/4 COURSE OBJECTIVES:

• To study the cellular system fundamentals, like frequency re-use, Handoff and interferences.

• To study different indoor propagation models. • To study different outdoor propagation models. • To study small-scale and large-scale fading. • To study frequency-selective and frequency-flat fading. • To study equalisation fundamental and various equalisers. • To study diversity fundamentals and various diversity schemes. • To study various standards.

COURSE OUTCOMES: After going through this course the student will be able to

• The student will be able to apply the concepts of frequency re-use, Handoff and interferences in design of cellular system.

• The student will be able to predict the signal strength under indoor and outdoor propagation conditions.

• The student will be able to involve in channel sounding system designs, • The student will be able to involve in design of equalisers. • The student will be able to involve in design of various diversity schemes. • The student will be able to involve in design of IEEE 802.11 network. • The student will be able to involve in design of IEEE 802.16 network.

UNIT -I The Cellular Concept-System Design Fundamentals: Introduction, Frequency Reuse, Channel Assignment Strategies, Handoff Strategies- Prioritizing Handoffs, Practical Handoff Considerations, Interference and system capacity – Co channel Interference and system capacity, Channel planning for Wireless Systems, Adjacent Channel interference , Power Control for Reducing interference, Trunking and Grade of Service, Improving Coverage & Capacity in Cellular Systems- Cell Splitting, Sectoring . UNIT –II Mobile Radio Propagation: Large-Scale Path Loss: Introduction to Radio Wave Propagation, Free Space Propagation Model, Relating Power to Electric Field, The Three Basic Propagation Mechanisms, Reflection-Reflection from Dielectrics, Brewster Angle, Reflection from prefect conductors, Ground Reflection (Two-Ray) Model, Diffraction-Fresnel Zone Geometry, Knife-edge

50

Page 11: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

Diffraction Model, Multiple knife-edge Diffraction, Scattering, Outdoor Propagation Models-Longley- Ryce Model, Okumura Model, Hata Model, PCS Extension to Hata Model, Walfisch and Bertoni Model, Wideband PCS Microcell Model, Indoor Propagation Models-Partition losses (Same Floor), Partition losses between Floors, Log-distance path loss model, Ericsson Multiple Breakpoint Model, Attenuation Factor Model, Signal penetration into buildings, Ray Tracing and Site Specific Modeling. UNIT –III: Mobile Radio Propagation: Small –Scale Fading and Multipath: Small Scale Multipath propagation-Factors influencing small scale fading, Doppler shift, Impulse Response Model of a multipath channel- Relationship between Bandwidth and Received power, Small-Scale Multipath Measurements-Direct RF Pulse System, Spread Spectrum Sliding Correlator Channel Sounding, Frequency Domain Channels Sounding, Parameters of Mobile Multipath Channels-Time Dispersion Parameters, Coherence Bandwidth, Doppler Spread and Coherence Time, Types of Small-Scale Fading-Fading effects Due to Multipath Time Delay Spread, Flat fading, Frequency selective fading, Fading effects Due to Doppler Spread-Fast fading, slow fading, Statistical Models for multipath Fading Channels-Clarke’s model for flat fading, spectral shape due to Doppler spread in Clarke’s model, Simulation of Clarke and Gans Fading Model, Level crossing and fading statistics, Two-ray Rayleigh Fading Model. UNIT -IV Equalization and Diversity: Introduction, Fundamentals of Equalization, Training A Generic Adaptive Equalizer, Equalizers in a communication Receiver, Linear Equalizers, Non linear Equalization-Decision Feedback Equalization (DFE), Maximum Likelihood Sequence Estimation (MLSE) Equalizer, Algorithms for adaptive equalization-Zero Forcing Algorithm, Least Mean Square Algorithm, Recursive least squares algorithm. Diversity Techniques-Derivation of selection Diversity improvement, Derivation of Maximal Ratio Combining improvement, Practical Space Diversity Consideration-Selection Diversity, Feedback or Scanning Diversity, Maximal Ratio Combining, Equal Gain Combining, Polarization Diversity, Frequency Diversity, Time Diversity, RAKE Receiver. UNIT-V Wireless Networks: Introduction to wireless Networks, Advantages and disadvantages of Wireless Local Area Networks, WLAN Topologies, WLAN Standard IEEE 802.11,IEEE 802.11 Medium Access Control, Comparision of IEEE 802.11 a,b,g and n standards, IEEE 802.16 and its enhancements, Wireless PANs, Hiper Lan, WLL. TEXT BOOKS

1. Wireless Communications, Principles, Practice – Theodore, S. Rappaport, 2nd Ed., 2002, PHI.

2. Wireless Communications-Andrea Goldsmith, 2005 Cambridge University Press. 3. Mobile Cellular Communication – GottapuSasibhushana Rao, Pearson Education, 2012.

51

Page 12: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) REFERENCE BOOKS

1. Principles of Wireless Networks – KavehPahLaven and P. Krishna Murthy, 2002, PE 2. Wireless Digital Communications – KamiloFeher, 1999, PHI. 3. Wireless Communication and Networking – William Stallings, 2003, PHI. 4. Wireless Communication – UpenDalal, Oxford Univ. Press 5. Wireless Communications and Networking – Vijay K. Gary, Elsevier.

52

Page 13: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

NETWORK SECURITY AND CRYPTOGRAPHY

(ELECTIVE – III) M.Tech (ES) I Year - II Semester Course Code: GR15D5089 L/P/C: 4/0/4 COURSE OBJECTIVE

• To provide deeper understanding into cryptography, its application to network security, threats/vulnerabilities to networks and countermeasures.

• To study various approaches to Encryption techniques, strengths of Traffic Confidentiality, Message Authentication Codes.

• To know Digital Signature Standard and provide solutions for their issues. • To be familiar with cryptographic techniques for secure (confidential) communication

of two parties over an insecure (public) channel; verification of the authenticity of the source of a message.

COURSE OUTCOME: After going through this course the student will be able to

• To outline the different OSI layers and their functionalities. • To impart knowledge on Encryption techniques, Design Principles and Modes of

Operation. • To design a security solution for a given application • To understand the Key Management techniques and Number Theory. • To create an understanding of Authentication functions the manner in which Message

Authentication Codes and Hash Functions works. • To examine the issues and structure of Authentication Service and Electronic Mail

Security • To provide familiarity in Intrusion detection and Firewall Design Principles. • To Generate and distribute a PGP key pair and use the PGP package to send an

encrypted e-mail message UNIT –I Introduction: Attacks, Services and Mechanisms, Security attacks, Security services, A Model for Internetwork security.Classical Techniques: Conventional Encryption model, Steganography, Classical Encryption Techniques. UNIT –II Modern Techniques: Simplified DES, Block Cipher Principles, Data Encryption standard, Strength of DES, Differential and Linear Cryptanalysis, Block Cipher Design Principles and Modes of operations. Algorithms: Triple DES, International Data Encryption algorithm, Blowfish, RC5, CAST-128, RC2, Characteristics of Advanced Symmetric block cifers.

53

Page 14: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) Conventional Encryption: Placement of Encryption function, Traffic confidentiality, Key distribution, Random Number Generation. Public Key Cryptography: Principles, RSA Algorithm, Key Management, Diffie-Hellman Key exchange, Elliptic Curve Cryptography. UNIT –III Number Theory: Prime and Relatively prime numbers, Modular arithmetic, Fermat’s and Euler’s theorems, Testing for primality, Euclid’s Algorithm, the Chinese remainder theorem, Discrete logarithms. Message authentication and Hash Functions: Authentication requirements and functions, Message Authentication, Hash functions, Security of Hash functions and MACs. UNIT –IV Hash and Mac Algorithms: MD File, Message digest Algorithm, Secure Hash Algorithm, RIPEMD-160, HMAC. Digital signatures and Authentication Protocols: Digital signatures, Authentication Protocols, Digital signature standards. Authentication Applications: Kerberos, X.509 directory Authentication service.Electronic Mail Security: Pretty Good Privacy, S/MIME. UNIT –V IP Security: Overview, Architecture, Authentication, Encapsulating Security Payload, Combining security Associations, Key Management. Web Security: Web Security requirements, Secure sockets layer and Transport layer security, Secure Electronic Transaction. Intruders, Viruses and Worms: Intruders, Viruses and Related threats. Fire Walls: Fire wall Design Principles, Trusted systems. TEXT BOOKS

1. Cryptography and Network Security: Principles and Practice - William Stallings, Pearson Education.

2. Network Security Essentials (Applications and Standards) by William Stallings Pearson Education.

REFERENCE BOOKS

1. Fundamentals of Network Security by Eric Maiwald (Dreamtech press) 2. Network Security - Private Communication in a Public World by Charlie Kaufman,

Radia Perlman and Mike Speciner, Pearson/PHI.

54

Page 15: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

MULTI MEDIA SIGNAL CODING

M.Tech (ES) (ELECTIVE -IV)

I Year - II Semester Course Code: GR15D5090 L/P/C: 4/0/4 COURSE OBJECTIVES

• To introduce the fundamental principles and techniques in multimedia signal processing and Compression

• Overview of current multimedia standards and technologies • To understand and differentiate text, image, video & audio • understand the basics of analog and digital video: video representation and transmission • analyzeanalog and digital video signals and systems • know the fundamental video processing techniques • acquire the basic skill of designing video compression • familiarize himself/herself with video compression standards • Brief description of future technologies

COURSE OUTCOMES: After going through this course the student will be able to

• Understand the fundamentals behind multimedia signal processing and compression • Understand the basic principles behind existing multimedia compression and

communication • differentiate multimedia and non-multimedia • differentiate text, image, video &audio • design and develop multimedia systems according to the requirements of multimedia

applications • understand different compression principles, compression techniques, multimedia

compression standards • program multimedia data and be able to design and implement media applications • Understand future multimedia technologies • Apply the acquired knowledge to specific multimedia related problems and projects at

work UNIT -I Introduction to Multimedia: Multimedia, World Wide Web, Overview of Multimedia Tools, Multimedia Authoring, Graphics/ Image Data Types, and File Formats. Color in Image and Video: Color Science – Image Formation, Camera Systems, Gamma Correction, Color Matching Functions, CIE Chromaticity Diagram, Color Monitor Specifications, Outof- Gamut Colors, White Point Correction, XYZ to RGB Transform, Transform with Gamma Correction, L*A*B* Color Model. Color Models in Images – RGB Color Model for CRT Displays, Subtractive Color: CMY Color Model, Transformation from RGB to CMY, Under Color Removal:

55

Page 16: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

CMYK System, Printer Gamuts, Color Models in Video – Video Color Transforms, YUV Color Model, YIQ Color Model, YcbcrColor Model. UNIT -II Video Concepts: Types of Video Signals, Analog Video, Digital Video. Audio Concepts: Digitization of Sound, Quantization and Transmission of Audio. UNIT -III Compression Algorithms: Lossless Compression Algorithms: Run Length Coding, Variable Length Coding, Arithmetic Coding, Lossless JPEG, Image Compression. Lossy Image Compression Algorithms: Transform Coding: KLT And DCT Coding, Wavelet Based Coding. Image Compression Standards: JPEG and JPEG2000. UNIT -IV Video Compression Techniques: Introduction to Video Compression, Video Compression Based on Motion Compensation, Search for Motion Vectors, H.261- Intra-Frame and Inter-Frame Coding, Quantization, Encoder and Decoder, Overview of MPEG1 and MPEG2. UNIT -V Audio Compression Techniques: ADPCM in Speech Coding, G.726 ADPCM, Vocoders – Phase Insensitivity, Channel Vocoder, Formant Vocoder, Linear Predictive Coding, CELP, Hybrid Excitation Vocoders, MPEG Audio – MPEG Layers, MPEG Audio Strategy, MPEG Audio Compression Algorithms, MPEG-2 AAC, MPEG-4 Audio. TEXT BOOKS

1. Fundamentals of Multimedia – Ze- Nian Li, Mark S. Drew, PHI, 2010. 2. Multimedia Signals & Systems – Mrinal Kr. Mandal Springer International Edition 1st

Edition,2009 REFERENCE BOOKS

1. Multimedia Communication Systems – Techniques, Stds&Netwroks K.R. Rao, Zorans. Bojkoric, DragoradA.Milovanovic, 1st Edition, 2002.

2. Fundamentals of Multimedia Ze- Nian Li, Mark S.Drew, Pearson Education (LPE), 1st Edition, 2009.

3. Multimedia Systems John F. KoegelBufond Pearson Education (LPE), 1st Edition, 2003. 4. Digital Video Processing – A. Murat Tekalp, PHI, 1996.

56

Page 17: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

SYSTEM ON CHIP ARCHITECTURE

M.Tech (ES) (ELECTIVE -IV)

I Year - II Semester Course Code: GR15D5091 L/P/C: 4/0/4 COURSE OBJECTIVES

• To describe the system design approach with respect to the hardware and software • To apply the techniques for reducing the delays in program execution • To categorize and compare different processor types for their selection into a System

on Chip. • To compare different memory designs and their purposes • To interpret the architectures and applications of various buses. • To analyze and choose from different reconfigurable devices for a system on chip. • To interpret the standard algorithms like AES.

COURSE OUTCOMES: After going through this course the student will be able to

• Students will be able to summarize all the components required for system design. • Students will be acquired the techniques to minimize the delays for better performance

of a system on chip. • Students will be acquired with the analytical skill to decide what type of processor is

required to design anSoC for the undersigned application. • Students will be calibre to classify the types and applications of different memory devices. • Students will be able to analyze different types of buses for respective applications. • Students will be skilful to judge a configurable device based on the application

requirement for a system on chip • Students will have the technique to implement AES algorithm if required.

UNIT –I Introduction to the System Approach: System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity. UNIT –II Processors: Introduction , Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors

57

Page 18: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT –III Memory Design for SOC: Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation , SOC Memory System, Models of Simple Processor – memory interaction. UNIT -IV Interconnect Customization and Configuration: Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance-Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism. UNIT –V Application Studies / Case Studies: SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression. TEXT BOOKS

1. Computer System Design System-on-Chip - Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.

2. ARM System on Chip Architecture – Steve Furber –2nd Ed., 2000, Addison Wesley Professional.

REFERENCE BOOKS

1. Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer

2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) – Jason Andrews – Newnes, BK and CDROM.

3. System on Chip Verification – Methodologies and Techniques –Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.

58

Page 19: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

WIRELESS LANS AND PANS

M.Tech (ES) (ELECTIVE-IV)

I Year - II Semester Course Code: GR15D5092 L/P/C: 4/0/4 COURSE OBJECTIVES

• To describe the basic concepts and principles of Wireless Systems • To study the protocols and standards and architecture of Wireless Networks • To introduce the student to the major concepts involving Wireless LANs (WLANs) • To introduce Personal Area Network (PANs) concepts • To describe the important issues and concerns involved in the Wireless Networks • To design mobile/wireless communication system. • To develop students’ writing and research skills.

COURSE OUTCOMES: After going through this course the student will be able to

• An ability to explain about Wireless Systems and Networks • An understanding of the multiple division and modulation techniques used in LAN’s

and PAN’s. • An ability to adhere to the protocols and architecture while using Wireless Networks. • An ability to decide which wireless standard is useful for different applications. • An ability to work using WLANs and PANs. • An ability to work on a design project related to wireless communication systems. • An ability to read, understand and write scientific articles through term assignments.

UNIT –I Wireless System & Random Access Protocols: Introduction, First and Second Generation Cellular Systems, Cellular Communications from 1G to 3G, Wireless 4G systems, The Wireless Spectrum; Random Access Methods: Pure ALOHA, Slotted ALOHA, Carrier Sense Multiple Access (CSMA), Carrier Sense Multiple Access with Collision Detection (CSMA/CD), Carrier Sense Multiple Access with Collision Avoidance (CSMA/CA). UNIT –II Wireless LANs: Introduction, importance of Wireless LANs, WLAN Topologies, Transmission Techniques: Wired Networks, Wireless Networks, comparison of wired and Wireless LANs; WLAN Technologies: Infrared technology, UHF narrowband technology, Spread Spectrum technology UNIT –III: The IEEE 802.11 Standard for Wireless LANs: Network Architecture, Physical layer, The Medium Access Control Layer; MAC Layer issues: Hidden Terminal Problem, Reliability, Collision avoidance, Congestion avoidance, Congestion control, Security, The IEEE 802.11e MAC protocol

59

Page 20: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT –IV: Wireless PANs: Introduction, importance of Wireless PANs, The Bluetooth technology: history and applications, technical overview, the Bluetooth specifications, piconet synchronization and Bluetooth clocks, Master-Slave Switch; Bluetooth security; Enhancements to Bluetooth: Bluetooth interference issues, Intra and Inter Piconet scheduling, Bridge selection, Traffic Engineering, QoS and Dynamics Slot Assignment, Scatternet formation. UNIT –V The IEEE 802.15 working Group for WPANs: The IEEE 802.15.3, The IEEE 802.15.4, ZigBee Technology, ZigBee components and network topologies, The IEEE 802.15.4 LR-WPAN Device architecture: Physical Layer, Data Link Layer, The Network Layer, Applications; IEEE 802.15.3a Ultra wideband. TEXT BOOKS

1. Ad Hoc and Sensor Networks - Carlos de MoraisCordeiro and Dharma Prakash Agrawal, World Scientific, 2011.

2. Wireless Communications and Networking - Vijay K.Garg, Morgan Kaufmann Publishers, 2009.

REFERENCE BOOKS

1. Wireless Networks - KavehPahlaram, Prashant Krishnamurthy, PHI, 2002. 2. Wireless Communication- Marks Ciampor, JeorgeOlenewa, Cengage Learning, 2007.

60

Page 21: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

EMBEDDED SYSTEMS LAB

M.Tech (ES) I Year - II Semester Course Code: GR15D5093 L/P/C: 0/4/2 COURSE OBJECTIVES

• To impart the knowledge of ARM processor architecture &its programming • To extract the features of ARM processor and interfacing with different peripherals. • To understand the concept of Assembly, Embedded C and ARM programming. • To understand the use of RTOS with ARM processor on IDE. • To Develop an application with ARM processor.

COURSE OUTCOMES: The student will be able to

• Acquire the knowledge of ARM Processor architecture & its programming. • Work on ARM based Processors. • Develop an application in Arduino IDE using ARM programming. • Interface ARM Processor with different peripherals. • Implement Ethernet based server using ARM. • Develop various applications using SPI and I2C Protocols • Define and Design a project on the exposure with ARM processor with RTOS.

Note A. The following programs are to be implemented on ARM based Processors/Equivalent. B. Minimum of 10 programs from Part –I and 6 programs from Part -II are to be conducted. PART- I The following Programs are to be implemented on ARM Processor

1. Simple Assembly Program for a. Addition | Subtraction | Multiplication | Division b. Operating Modes, System Calls and Interrupts c. Loops, Branches

2. Write an Assembly programs to configure and control General Purpose Input/Output (GPIO) port pins.

3. Write an Assembly programs to read digital values from external peripherals and execute them with the Target board.

4. Program for reading and writing of a file 5. Program to demonstrate Time delay program using built in Timer / Counter feature on

IDE environment 6. Program to demonstrates a simple interrupt handler and setting up a timer

61

Page 22: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

7. Program demonstrates setting up interrupt handlers. Press button to generate an

interrupt and trace the program flow with debug terminal. 8. Program to Interface 8 Bit LED and Switch Interface 9. Program to implement Buzzer Interface on IDE environment 10. Program to Displaying a message in a 2 line x 16 Characters LCD display and

verify the result in debug terminal. 11. Program to demonstrate I2C Interface on IDE environment 12. Program to demonstrate I2C Interface – Serial EEPROM 13. Demonstration of Serial communication. Transmission from Kit and reception from PC

using Serial Port on IDE environment use debug terminal to trace the program. 14. Generation of PWM Signal 15. Program to demonstrate SD-MMC Card Interface.

PART- II Write the following programs to understand the use of RTOS with ARM Processor on IDE Environment using ARM Tool chain and Library:

1. Create an application that creates two tasks that wait on a timer whilst the main task loops. 2. Write an application that creates a task which is scheduled when a button is pressed,

which illustrates the use of an event set between an ISR and a task 3. Write an application that Demonstrates the interruptible ISRs(Requires timer to have

higher priority than external interrupt button) 4. a).Write an application to Test message queues and memory

blocks. b).Write an application to Test byte queues 5. Write an application that creates two tasks of the same priority and sets the time slice

period to illustrate time slicing. Interfacing Programs: 6. Write an application that creates a two task to Blinking two different LEDs at different Timings 7. Write an application that creates a two task displaying two different messages in LCD display in two lines. 8. Sending messages to mailbox by one task and reading the message from mailbox by another task. 9. Sending message to PC through serial port by three different tasks on priority Basis. 10. Basic Audio Processing on IDE environment.

62

Page 23: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

OPEN ELECTIVE - II

63

Page 24: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

HUMAN COMPUTER INTERACTION

M.Tech (CSE) (Open Elective-II)

I Year - II Semester Course Code: GR15D5184 L/P/C: 4/0/4 COURSE OBJECTIVES: Students undergoing the course are expected to:

• Demonstrate an understanding of guidelines, principles, and theories influencing human computer interaction.

• Recognize how a computer system may be modified to include human diversity. • Select an effective style for a specific application. • Design mock ups and carry out user and expert evaluation of interfaces. • Carry out the steps of experimental design, usability and experimental testing, and • Evaluation of human computer interaction systems. • Use the information sources available, and be aware of the methodologies

and technologies supporting advances in HCI. COURSE OUTCOMES: At the end of the course, the student will be able to:

• Describe what interaction design is and how it relates to human computer interaction and other fields.

• Describe the social mechanisms that are used by people to communicate and collaborate.

• Describe how technologies can be designed to change people's attitudes and behavior. • Discuss how to plan and run a successful data gathering program. • Discuss the difference between qualitative and quantitative data and analysis. • Discuss the conceptual, practical, and ethical issues involved in evaluation. • Describe how to perform two types of predictive techniques, GOMS and Fitts Law, and

when to use them. UNIT-I Introduction: Importance of user Interface –definition, importance of good design. Benefits of good design. A brief history of Screen design. The graphical user interface –popularity of graphics, the concept of direct manipulation, graphical system, Characteristics, Web user –Interface popularity, characteristics-Principles of user interface. UNIT-II Design process: Human interaction with computers, importance of human characteristics human consideration, Human interaction speeds, Understanding business junctions. UNIT-III Screen Designing:Design goals –Screen planning and purpose, organizing screen elements, ordering of screen data and content –screen navigation and flow –Visually pleasing composition

65

Page 25: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

–amount of information –focus and emphasis –presentation information simply and meaningfully –information retrieval on web –statistical graphics –Technological consideration in interface design. UNIT-IV Develop System Menus and Navigation Schemes-Select the proper kinds of Windows, -Select the proper Device based Controls, Choose the proper screen based controls. UNIT-V Mobile Ecosystem: Platforms, Application frameworks- Types of Mobile Applications: Widgets, Applications, Games- Mobile Information Architecture, Mobile 2.0, Mobile Design: Elements of Mobile Design, Tools. Interaction Devices – Keyboard and Function Keys – Pointing Devices – Speech Recognition Digitization and Generation – Image and Video Display – Drivers. TEXT BOOKS

1. The essential guide to user interface design, Wilbert O Galitz, Wiley Dreamtech. 2. Designing the user interface. 3rd Edition Ben Shneidermann, Pearson Education Asia 3. Brian Fling, “Mobile Design and Development”, First Edition, Reilly Media Inc., 2009

REFERENCE BOOKS

1. Human – Computer Interaction. Alan Dix, Janet Fincay, GreGoryd, Abowd, Russell Bealg, Pearson Education

2. Interaction Design Prece, Rogers, Sharps. Wiley Dreamtech. 3. User Interface Design, Soren Lauesen, Pearson Education.

66

Page 26: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

BIG DATA ANALYTICS

M.Tech (IT) (Open Elective-II)

I Year - II Semester Course Code: GR15D5185 L/P/C: 4/0/4 COURSE OBJECTIVES: The objective of the course is to provide the student:

• Understanding about big data for business intelligence • Learning business case studies for big data analytics • Learning about the cloud and big data • Knowledge about risk management involved in big data • Understandingnosql big data management • Understanding about map reduce work flows. • Capability to Perform map-reduce analytics using Hadoop and related tools

COURSE OUTCOMES: At the end of the course the student will be able to:

• Understand the importance of big data • Understand challenges with big data • Knowledge about the technological developments in big data environment • Understanding about map reduce work flows • Knowledge about nosql data environment. • Analysis with Hadoop and related tools • Capability of understanding the usage of big data in context to cloud and other

technologies. UNIT-I INTRODUCTION TO BIG DATA What is big data, why big data, convergence of key trends , unstructured data ,industry examples of big data ,web analytics, big data and marketing, fraud and big data ,risk and big data ,credit risk management, big data in medicine, introduction to Hadoop open source technologies , cloud and big data UNIT-II UNDERSTANDING BIG DATA Types of digital data, characteristics of data, challenges with big data, definition of big data, big data analytics,data science, technologies in big data environments, CAP theorem. UNIT-III NOSQL DATA MANAGEMENT Introduction to NoSQL, aggregate data models, aggregates, key-value and document data Models, relationships, graph databases , schemaless databases ,materialized views, distribution models, sharding ,master-slave replication, peer-peer replication, sharing and replication

67

Page 27: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT-IV BASICS OF HADOOP Data format ,features of Hadoop, analyzing data with Hadoop , design of Hadoop distributed file system (HDFS) ,HDFS concepts, scaling out ,Hadoop streaming , Hadoop pipes, Hadoop related tools UNIT- V MAPREDUCE APPLICATIONS MapReduce workflows, unit tests with MRUnit , test data and local tests, anatomy of MapReduce job run ,classic Map-reduce, YARN ,failures in classic Map-reduce and YARN , job scheduling , shuffle and sort ,task execution, MapReduce types ,input formats, output formats TEXT BOOKS

1. Seema Acharya,S.Chellappan,”Big Data and Analytics”,Wiley,2014 REFERENCE BOOK

1. Michael Minelli, Michelle Chambers, and AmbigaDhiraj, "Big Data, Big Analytics: Emerging Business Intelligence and Analytic Trends for Today's Businesses", Wiley, 2013.

2. P. J. Sadalage and M. Fowler, "NoSQL Distilled: A Brief Guide to the Emerging World of Polyglot Persistence", Addison-Wesley Professional, 2012.

3. Tom White, "Hadoop: The Definitive Guide", Third Edition, O'Reilley, 2012. 4. Eric Sammer, "Hadoop Operations", O'Reilley, 2012.

68

Page 28: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

NEURAL AND FUZZY SYSTEMS

M.Tech (EEE) (Open Elective-II)

I Year - II Semester Course Code: GR15D5186 L/P/C: 4/0/4 PRE–REQUISITE: Control Systems, Power Systems, Mathematics, Physics. COURSE OBJECTIVES: The objective of the course is to provide the student

• To introduce the students with the concepts of learning methods. • To provide students with the artificial neural networks and their architecture. • To familiarize the students with the various applications of artificial neural networks. • To introduce the concepts of the fuzzy logic control and their real time applications.

COURSE OUTCOMES: At the end of the course the student will be able to

• Define the advances in neural networks • Evaluate the design and control of fuzzy systems. • Articulate the applications of fuzzy control block sets. • Evaluate the design of various models in neural networks • To analyze the techniques of various types of neural networks • Evaluate the design and control of associative memories • Techniques to Design fuzzy logic system

UNIT-I Introduction to Neural Networks: Introduction, Humans and Computers, Organization of the Brain, Biological Neuron, Biological and Artificial Neuron Models, Hodgkin-Huxley Neuron Model, Integrate-and- Fire Neuron Model, Spiking Neuron Model, Characteristics of ANN, McCulloch-Pitts Model, Historical Developments, Potential Applications of ANN. UNIT-II Essentials of Artificial Neural Networks: Artificial Neuron Model, Operations of Artificial Neuron, Types of Neuron Activation Function, ANN Architectures, Classification Taxonomy of ANN – Connectivity, Neural Dynamics (Activation and Synaptic), Learning Strategy (Supervised, Unsupervised, Reinforcement), Learning Rules, Types of Application Feed Forward Neural Networks Introduction, Perceptron Models: Discrete, Continuous and Multi-Category, Training Algorithms: Discrete and Continuous Perceptron Networks, Perceptron Convergence theorem, Limitations of the Perceptron Model, Applications.

69

Page 29: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

UNIT-III Multilayer Feed forward Neural Networks Credit Assignment Problem, Generalized Delta Rule, Derivation of Backpropagation (BP) Training, Summary of Backpropagation Algorithm, Kolmogorov Theorem, Learning Difficulties and Improvements. Associative Memories Paradigms of Associative Memory, Pattern Mathematics, Hebbian Learning, General Concepts of Associative Memory (Associative Matrix, Association Rules, Hamming Distance, The Linear Associator, Matrix Memories, Content Addressable Memory), Bidirectional Associative Memory (BAM) Architecture, BAM Training Algorithms: Storage and Recall Algorithm, BAM Energy Function, Proof of BAM Stability Theorem Architecture of Hopfield Network: Discrete and Continuous versions, Storage and Recall Algorithm, Stability Analysis, Capacity of the Hopfield Network. UNIT-IV Self-Organizing Maps (SOM) and Adaptive Resonance Theory (ART) Introduction, Competitive Learning, Vector Quantization, Self-Organized Learning Networks, Kohonen Networks, Training Algorithms, Linear Vector Quantization, Stability-Plasticity Dilemma, Feed forward competition, Feedback Competition. UNIT-V Classical and Fuzzy Sets and Fuzzy Logic System Components Introduction to classical sets - properties, Operations and relations; Fuzzy sets, Membership, Uncertainty, Operations, properties, fuzzy relations, cardinalities, membership functions. Fuzzification, Membership value assignment, development of rule base and decision making system, Defuzzification to crisp sets, Defuzzification methods. Applications Neural network applications: Process identification, Function Approximation, control and Process Monitoring, fault diagnosis and load forecasting. Fuzzy logic applications: Fuzzy logic control and Fuzzy classification. TEACHING METHODOLOGIES

1. White board 2. PPTs 3. Seminars

TEXT BOOK

1. Neural Networks, Fuzzy logic, Genetic algorithms: synthesis and applications by Rajasekharan and G.A.VijayalakshmiPai – PHI Publication.

REFERENCE BOOKS

1. Introduction to Artificial Neural Systems - Jacek M. Zuarda, Jaico Publishing House, 1997. 2. Neural Engineering by C.Eliasmith and CH.Anderson, PHI 3. Neural Networks and Fuzzy Logic System by Bork Kosko, PHI Publications

70

Page 30: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

PROJECT MANAGEMENT

M.Tech(Civil) I Year - II Semester Course Code: GR15D5187 L/P/C: 4/0/4 COURSE OBJECTIVES: On completion of this Subject/Course, following objectives shall get accomplished

• To provide students about the basics of Management in general and Project Management in particular.

• To train the students about the Monitoring of Projects. • To make understand the students about the Planning of projects. • To make understand the students about the Scheduling of projects. • To train the students about the drawing of CPM & PERT Networks. • To train the students about teaching of Project Management to UG & PG students • To motivate the students about the Research Development activities of Project

Management which results in timely completion of projects without time and cost over runs.

Course outcomes: On completion of this Subject/Course the student shall be able to

• Perform the Project Management functions effectively. • Plan the projects. • Schedule the various activities of Projects. • Monitor the actual progress with planned progress. • Draw the CPM & PERT Networks/ • Handle Resources planning including levelling & smoothing. • Interpret the Indian Contract Act and understand the litigations involved for better

Contract Management. UNIT- I PROJECT PLANNING: Prime Objectives of Project Management, Main Functions of Project Management, Planning, Principles of Planning, Objectives of Planning, Steps involved in Planning, Stages of Planning, Advantages & limitations of Planning, Failures of Projects & Construction Projects. UNIT-II PROJECT SCHEDULING: Scheduling, Project/Construction Schedules, Steps involved in Scheduling, Methods of Scheduling, Bar Charts, Steps involved in Bar Charts, Limitations of Bar Charts, Milestone Charts and Limitations of Milestone Charts.

71

Page 31: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT-III PROJECT MONITORING: Network Techniques, Prime Objectives of Networks, Network Terminology, Types of Networks, CPM & PERT, Differences between CPM & PERT, Rules to draw the Network, Drawing of Networks, Advantages of Network , Critical Path, Float and its Types, Slack and Types of Slack. UNIT-IV PROJECT COST CONTROL: Direct Costs, Indirect Costs, Total Project Cost, Optimisation of Cost and Steps involved, Resources, Resources Smoothing and Resources Levelling, Crashing of Activities, Time and Cost Over runs of Project. UNIT-V PROJECT QUALITY & CONTRACTS: Quality, Quality Control, Quality Assurance, Project Quality Plans in Construction Projects, Inspection & Test Plans, Method Statements, ISO Certification; Project Contracts, Contract Law, Types of Contracts and Indian Contract Act. TEXT BOOKS

1. Project Planning and Control with PERT & CPM – BC Punmia, KK Khandielwala. 2. Project Scheduling & Monitoring in Practice – S Chowdhury

REFERENCE BOOKS

1. Project Management Handbook – Lock, Gower 2. Project Management – NJ Smith- Blackwell Publication.

72

Page 32: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

HARDWARE - SOFTWARE CO-DESIGN

M.Tech (ECE) (Open Elective-II)

I Year - II Semester Course Code: GR15D5188 L/P/C: 4/0/4 Course Objectives

• Describe an embedded system design flow from specification to physical realization • Describe structural behavior of systems. • Master complex systems. • Devise new theories, techniques, and tools in design, implementation and testing. • Master contemporary development techniques.

Course Outcomes: After going through this course the student will be able to

• Gain knowledge of contemporary issues and algorithms used. • Know the interfacing components, different verification techniques and tools. • Demonstrate practical skills in the construction of prototypes. • Understand the use of modern hardware and software tools for building prototypes of

embedded systems. • Apply embedded software techniques to satisfy functional and response time

requirements. • Apply verification tools. • Understand design representation for system level synthesis.

UNIT-I: Co- Design Issues: Co- Design Models, Architectures, Languages, A Generic Co-design Methodology. Co- Synthesis Algorithms: Hardware software synthesis algorithms: hardware – software partitioning distributed system cosynthesis. UNIT –II: Prototyping and Emulation: Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure Target Architectures: Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

73

Page 33: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT-III Compilation Techniques and Tools for Embedded Processor Architectures: Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment. UNIT-IV Design Specification and Verification: Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification UNIT-V Languages for System – Level Specification and Design-I: System – level specification, design representation for system level synthesis, system level specification languages, Languages for System – Level Specification and Design-II: Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system. TEXT BOOKS

1. Hardware / Software Co- Design Principles and Practice – Jorgen Staunstrup, Wayne Wolf –2009, Springer.

2. Hardware / Software Co- Design - Giovanni De Micheli, Mariagiovanna Sami, 2002, Kluwer Academic Publishers

REFERENCE BOOKS

1. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont - 2010 –Springer

74

Page 34: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16)

GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

NON CONVENTIONALENERGYRESOURCES

(Open Elective-II) M.Tech (ME) I Year - II Semester Course Code: GR15D5189 Course Objectives: The Objective of this course is to provide the student to

• Interduce the need of the non-convectional energy sources. • Impart the role of non-convectional energy for the environment. • Identify the energy resources utilization systems. • Recognise the source and potential of wind energy and understand the classifications

of wind mills. • Summarize the principles of bio-conversion, ocean energy and geo thermal energy.

Course Outcomes: At the end of the course the learners will be able to

• Choose the appropriate renewable energy as an alternate for conventional power in any application.

• Analyze the environmental and cost economics of using renewable energy sources compared to fossil fuels.

• Apply the principles of various energy systems in day to day life. • Analyze the industrial needs and convert theoretical model to practical circuits with

wide range of specifications. • Evaluate the importance of the renewable resources of energy as the fossil fuels are

depleting in the world very fast express about clean and green energy for next generation. • Analyse large scale demand of heat energy for meeting day to day domestic,

institutional and industrial requirements can be met by utilizing solar thermal systems, biogas, PV cells, wind energy, Geothermal, MHD etc.

• Design the various techniques and models fabricated in utilizing the above said sources of energy.

UNIT-I Introduction: Various non-conven tionalenergy resources-Introduction, availability, classification, relative merits and demerits. Solar Cells: Theory of solarcells. solarcell materials, solarcellarray, solar callower plant, limitations. UNIT-II Solar Thermal Energy: Solar radiation, floatplane collectors and their materials, applications and performance, focusing of collectors and their materials, applications and performance; solar thermal power plants, thermal energy storage for solar heating and cooling, limitations.

75

Page 35: II- SEMESTER · Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors. UNIT –IV Analog Devices Family

GR15 Regulations (2015-16) UNIT-III Geothermal Energy: Resources of geothermal energy, thermodynamics of geo-thermal energy conversion-electricalconversion, non-electricalconversion,environmentalconsiderations. Magneto-hydrodynamics (MHD): Principle of working of MHD Power plant, performance and limitations FuelCells: Principle of working of various type souffle cell sand their working, performance and limitations. UNIT-IV Thermos and the rmionic Conversions: Principle of working, performance and limitations. Wind Energy: Wind power and it surcease, sites election, criterion, momentum theory, classification of rotors, concentrations and augments, wind characteristics. Performance and limitation sofenergy conversion systems. UNIT-V Bio-mass:Availability of bio-massand its conversion theory. Ocean Thermal Energy Conversion (OTEC): Availability, theory and working principle, per formance and limitations. Wave and Tida lWave: Principle of working, performance and limitations.Waste RecyclingPlants. TEXT/REFERENCESBOOKS

1. John Twideu and TonyWeir, “Renewal Energy Resources” BSP Publications, 2006. 2. M.V.R.KoteswaraRao, “Energy Resources: Conventional&Non-Conventional “

BSPPublications,2006. 3. D.S.Chauhan, ”Non-conventional Energy Resources” New Age International. 4. C.S. Solanki, “Renewal Energy Technologies: A Practical Guidefor Beginners”

PHILearning.

76