II 1 Si Tech Introduction

9
Introduction - Chapter 1 SILICON VLSI TECHNOLOGY 1 © 2000 by Prentice Hall Fundamentals, Practice and Modeling Upper Saddle River, NJ. By Plummer, Deal and Griffin INTRODUCTION - Chapter 1 in the Text • This course is basically about silicon chip fabrication, the technologies used to manufacture ICs. • We will place a special emphasis on computer simulation tools to help understand these processes and as design tools. • These simulation tools are more sophisticated in some technology areas than in others, but in all areas they have made tremendous progress in recent years. • 1960s and early 1990s integrated circuits. • Progress due to: Feature size reduction - 0.7X/3 years (Moore’s Law). Increasing chip size -  16% per year. “Creativity” in implementing functions.

Transcript of II 1 Si Tech Introduction

Page 1: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 1/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 1 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

INTRODUCTION - Chapter 1 in the Text

• This course is basically about silicon chip fabrication,the technologies used to manufacture ICs.

• We will place a special emphasis on computersimulation tools to help understand these processesand as design tools.

• These simulation tools are more sophisticated in sometechnology areas than in others, but in all areas theyhave made tremendous progress in recent years.

• 1960s and early 1990s integrated circuits.

• Progress due to:Feature size reduction - 0.7X/3 years (Moore’s Law).Increasing chip size - ≈≈≈≈ 16% per year.“Creativity” in implementing functions.

Page 2: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 2/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 2 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

Year of 1st DRAM

Shipment

1997 1999 2003 2006 2009 2012

Minimum Feature

Size

250 nm 180 nm 130 nm 100 nm 70 nm 50 nm

DRAM Bits/Chip 256M 1G 4G 16G 64G 256G

DRAM Chip Size

(mm2)

280 400 560 790 1120 1580

Microprocessor

Transistors/chip

11M 21M 76M 200M 520M 1.40B

Maximum WiringLevels

6 6-7 7 7-8 8-9 9

Minimum Mask 

Count

22 22/24 24 24/26 26/28 28

Minimum Supply

Voltage (volts)

1.8-2.5 1.5-1.8 1.2-1.5 0.9-1.2 0.6-0.9 0.5-0.6

• SIA NTRS (selected data). Updated ITRS available athttp://public.itrs.net/Files/1999_SIA_Roadmap/Home.htm

0.1 nm

1 nm

10 nm

1 µm

10 µm

100 µm

1960 1980 2000 2020 2040

Transition Region

Quantum Devices

Atomic Dimensions

Feature Size

Year

Integrated CircuitHistory

0.1 µmNTRS Roadmap

0.25µ in 1997

• History and future projections for minimum featuresize in silicon chips.

• Device limits appear today to be ≈≈≈≈ 25 nm (250 Å)channel lengths in MOS transistors.

Page 3: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 3/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 3 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

(Reprinted with permission of IBM.)

• 1990 IBM demo of Å scale “lithography”.• Technology appears to be capable of making

structures much smaller than currently known device

limits.Historical Perspective

• How did we get to today’s planar technology?

 (Reprinted with permission of Lucent Technologies).

• Invention of the bipolar transistor - 1947, Bell Labs.• Shockley’s “creative failure” methodology.

Page 4: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 4/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 4 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

N

N

P

N

P

N

N

P

N

N NP

• Grown junction transistor technology of the 1950s.

N

In

In

N

N

N

P

P

• Alloy junction technology of the 1950s.

Page 5: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 5/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 5 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

N

N

P

N

PN

N

PN

N

NP

• Double diffused transistor technology of the 1950s.

P

N

N

N

P

N

Si O2

N

P N

• The planar process (Hoerni - Fairchild, late 1950s).

Page 6: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 6/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 6 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

Substrate

Film deposition Photoresist application

Deposited Film  Photoresist

Exposure

Development Etching  Resist removal

Mask

Etch mask

Light

• Basic lithography process which is central to today’schip fabrication.

P  N

N

PN

P

• Lithographic process allows integration of multipledevices side by side on a wafer.

Page 7: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 7/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 7 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

P

P WellN Well

PNP+ P+ N+ N+

• Schematic cross-section of a modern silicon IC.

(Reprinted with permission of Integrated Circuit Engineering.)

• Actual cross-section of a modern microprocessor chip.Note the multiple levels of metal and planarization.

Page 8: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 8/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 8 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

Computer Simulation Tools (TCAD)

• Most of the basic technologies in silicon chip

manufacturing can now be simulated.• Simulation is now used for:• Designing new processes and devices.• Exploring the limits of semiconductor

devices and technology (R&D).• “Centering” manufacturing processes.• Solving manufacturing problems (what-if?)

 

• Simulation of an advanced local oxidation process.

• Simulation of photoresist exposure.

Page 9: II 1 Si Tech Introduction

7/23/2019 II 1 Si Tech Introduction

http://slidepdf.com/reader/full/ii-1-si-tech-introduction 9/9

Introduction - Chapter 1

SILICON VLSI TECHNOLOGY 9 © 2000 by Prentice HallFundamentals, Practice and Modeling Upper Saddle River, NJ.By Plummer, Deal and Griffin

Summary of Key Ideas

• ICs are widely regarded as one of the key components

of the information age.• Basic inventions between 1945 and 1970 laid the

foundation for today's silicon industry.

• For more than 30 years, "Moore's Law" (a doublingof chip complexity every 2-3 years) has held true.

• CMOS has become the dominant circuit technology

because of its low DC power consumption, highperformance and flexible design options.

• Future projections suggest these trends will continuethrough at least 2010 and likely beyond.

• Computer simulation tools have been widely used fordevice, circuit and system design for many years. New

tools are now being used for technology design as well.

• Chapter 1 also contains some review information onsemiconductor materials and basic semiconductordevices for students who have not studied thismaterial or who wish to review these areas. Thesetopics will be useful in later chapters of the text.