Hyundai l50s Sm
-
Upload
juan-bravo -
Category
Documents
-
view
8 -
download
1
description
Transcript of Hyundai l50s Sm
TFT LCD Color Monitor
TECHNICAL SERVICE MANUAL
L50S(AUO)
--1--
L50S(AUO)Technical Service Manual
Safety PrecautionWARNINGService should not be attempted by anyone unfamiliar with the necessary precautions on thismonitor. The followings are the necessary precautions to be observed before servicing.
1. When managing this monitor, cover with shield plate to avoid to scrach on LCD surface.
2. When replacing a chassis in the cabinet, always be certain that all the protective devices are put back in place, such as nonmetallic control knobs, insulating covers, shields, isolationresistor capacitor network etc.
3. Before returning the monitor to the customer, always perform an AC leakage current check on the exposed metallic parts of the cabinet, such as signal connectors, terminals, screwheads, metal overlays, control shafts etc, to be sure the monitor is safe to operate withoutdanger of electrical shock.
General Information1. Description
This 15" LCD color display monitor is operated in R, G, B drive mode input.
2. Operating instructions2-1. Front
Power Switch , Menu, Select, Down, Up, DPMS (Power) LED2-2. Rear
Input connector (AC & Signal Cable)2-3. OSD Controls
H/V Position, Clock Phase, Brightness, Contrast, Recall, Color Control, Language, AutoAdjust, Miscellaneous, Auto color, Audio control
3. Electrical Characteristic3-1. Power Supply
AC/DC - Input Voltage : 90V~264VInput Current : 1.2 A MaxInput Ferquency : 50 ~ 60Hz
- Output Voltage 12V/5VOutput Current 1.3A(MAX)/1.3A(MAX)
3-2. Video Input SignalLevel : 0.7 Vp-p analog signal(at 75 ohm termination to ground)Polarity : Positive
3-3. Horizontal Synchronization SignalLevel : TTL High : 2.4V min
Low : 0.4V maxPolarity : - or +
Frequency : 31kHz ~ 60kHz3-4. Vertical Synchronization Signal
Level : TTL High : 2.4V minLow : 0.4V maxPolarity : - or +
Frequency : 56Hz ~ 75Hz
--2--
Control DescriptionFront View
Support Modes
H Frequency(kHz)
31.5
31.5
37.9
37.9
46.9
48.4
56.5
60.0
V Frequency(Hz)
70.0
59.9
72.8
60.3
75.0
60.0
70.1
75.0
HPolarity
0
0
0
1
1
0
0
1
VPolarity
1
0
0
1
1
0
0
1
Dot Clock(MHz)
28.322
25.175
31.500
40.000
49.500
65.000
75.000
78.750
NO
1
2
3
4
5
6
7
8
Resolution
720 x 400
640 x 480
640 x 480
800 x 600
800 x 600
1024 x 768
1024 x 768
1024 x 768
Power Switch / LED Indecator
Video Input SignalRecommended signal are shown below
•Video SignalVideo level : 0 to 700mVPolarity : positiveVideo Input : RGB separated
Analog levelSync input : H-Sync(TTL level)
V-Sync (TTL level) •Waveform
Video input(R.G.B)
--3--
L50S(AUO)Technical Service Manual
ACTIVE (T4)
� �
Front Porch�(T5)
Period (T1)
Sync Width (T2)Back Porch (T3)
ACTIVE (T4)
� �
Front Porch�(T5)
Period (T1)
Sync Width (T2)Back Porch (T3)
• H-Sync • V-Sync
0
1
2
3
4
251
252
253
254
255700mV
0mV
• Signal: 256 level gray scale
• Linear stepping:(2.73mV ~ 256 Steps)
--4--
Video Input TerminalA 15 Pin D-sub connector is used as the input signal connectorPin and input signals are shown in the table below.
Pin Description
D-Sub miniature connector
SIGNAL PIN NO.
3
2
1
5
4
6
7
8
9
10
11
12
13
14
SEPARATE SYNC/DDC 1/2B
RED
GREEN
BLUE
GND
RETURN
RED GROUND
GREEN GROUND
BLUE GROUND
N.C
LOGIC GROUND
GROUND
SDA
H-SYNC(TTL)
V-SYNC(VCLK)
15 SCL
Connecting with External EquipmentCautionsBe sure to turn off the power of your computer before connecting the monitor.
--5--
L50S(AUO)Technical Service Manual
LINE OUT
--6--
Theory of Operation1. DC/AC INVERTER
Input voltage : DC 12VInput current : 1.2A(Max)Output current : 8.0mArms(TYP)On/off cControl Voltage : 5.0V
2. AC/DC ADATORThis display device shall maintain the specified per formances in the range de scribedbelow
Frequency : 50/60HzVoltage : 90 - 264Vac RMS
The following consumption requirments shall be met:Power Consumption : 30W(typ)Current consumption : < 1.0 Aac RMS
Output Specification:output1 : 12V/1.3Aoutput2 : 5V/1.3A
3. Audio SystemThis monitor has a audio system including two micro loudspeakers.Each of two micro loudspeakers has a 2W(Max) output power.This system also supports a headphone(earphone) output.- Auto Signal Input : < 600mVp-p(Max.)- Auto Amplifiers2W+2W Amplifier with DC Volume Control (for two micro loudspeakers)
RL=8 @THD=10% Vcc=14V (min. 10V, max. 18V)Dual-Audio Power Amplifier (for a headphone output)
RL=32 @THD=10% Vcc=4.5V (min. 1.8V, max. 15V)- SpeakerMicro Loudspeaker Spec.
Normal impedance 8 15% at 1.0V 1.5KHzResonance Freq. 550Hz +/- 110Hz at 1.0VFreq. Range fo ~ 20KHzPower Rating Normal 1.0W/Peak 2.0W
4. DPMS MODE
Status
on Pulse Pulse Active
BlankNoPulse
NoPulse
off
Signal PowerConsumption
-
Within 3Sec
RecoveryTime
Orange
LEDIndicator
Green30W(typ)
1W (TYP) 230V AC
H-Sync V-Sync Video
--7--
L50S(AUO)Technical Service Manual
On Screen Controls & LED IndicatorThe menu for screen setting adjustment is located in the OSD and can be viewed in one of five languages OSD feature andmain funcrions are as follows:
The OSD adjustments available to you are listed below.
The OSD adjustments available to you are listed below.
BRIGHTNESSAdjust the brightness of the screen.
CONTRASTAdjust the contrast of the screen.
COLOR CONTROLColor temperature affects the tint of the image. With lower color temperatures the image turns reddish and with higher temperatures bluish.
There are three color settings available: Mode 1(9300K), Mode 2(6500K) or USER. Withthe USER setting you can set individual values for red, green and blue.
1024x768H:60.0 V:75.0
BRIGHTNESSBRIGHTNESS
--8--
POSITION
H POSITIONAdjusts the horizontal position of the entire screen image.
V POSITIONAdjusts the vertical position of the entire screen image.Adjusts the vertical position of the entire screen image.
CLOCK PHASE
PHASEAdjust the noise of the screen image.
CLOCKAdjust the horizontal size of the entire screen image.
MISCELLANEOUS
RECALL Recall the saved color data.
OSD TIMERYou can set the displayed time of OSD Menu window on the screen by using thisadjustment.
OSD POSITIONAdjust the OSD menu's horizontal or vertical position on the screen.
AUTO COLOROptimum color setting is auto programmed for user’s convenience.
LANGUAGEYou can select the language in which adjustment menus are displayed. The following languages are available : English, French, German, Italian,Spanish, Swedish, Finnish, Danish, Portuguese, Dutch and Japanese or chinese.
AUDIO
VOLUMEAdjust the audio volume level.
AUDIOThis menu is used to choose audio on or off.
AUTO ADJUSTYou can adjust the shape of screen automatically at the full screen pattern.
--9--
L50S(AUO)Technical Service Manual
Getting Fine Picture
Step 1. At first Display, a full screen, such as, Window's background or "H" character should be achieved by using Editor (ex: Notepad. exe)
Step 2. Adjust the screen to the center of the Display(LCD), by using the top and bottom display controls. (i.e.Using V-Position Adjust menu)
Step 3. Adjust the screen to the center of the Display(LCD), by using the right and left display controls. (i.e.Using Clock and H-Position adjust menu)
Step 4. Adjust the Clock-phase until the "H" Character displays clear.
Step 5. Using the Contrast. Brightness, and Color Control menu, set the color to your preference.
Step 6. When you finish the adjustment, you can save your settings by pressing on the menu until the OSD screen has disappeared.
Factory Setting & EEPROM Initialization Method
Factory Setting Method- Connect the signal cable and power cable to the LCD monitor.- Press Power switch with pressed MENU key.(Menu key + Power key).- Then, a User can change the factory setting value in OSD menu.- Save changed value and Turn off the power s/w.- Turn on the power, adjust the screen.
--10--
Specification
LCD Module
SIZE 15” Viewable diagonal
Dot Pitch 0.297mm
Brightness
Response Time
170 cd/m2 (MIN), 250 cd/m2 (TYP)
16ms typ. (Tr+Tp)
InputSignal R.G.B Analog
Connector 15 pin D-SUB Connector
SYNCH-Freq 48.0kHz ~ 60.0kHz
V-Freq 60.0Hz ~ 75Hz
DisplayArea
Color
304.118(H)X228.096(V)mm (31.1cm diagonal)
262,144 color (6-bit for R,G,B)
Resolution
Video Bandwidth
User Control&
OSD Control
Contrast,Brightness,H-V Position, Clock Phase,
Color Control, Language, Auto Adjust, Miscellaneous,s
Auto Color, Audio Control
Power Management VESA DPMS Standard
Plug & Play VESA DDC 1/2B
Safety &Regulation
EMC
Ergonomi
Safety
FCC CLASS B , CE , VCCI
TCO’99
cULus, CE, TUV-GS, SEMKO
Temperature
30 to 80%(Non-condensing)
5 to 90%(Non-condensing)
packed
Humidity
Operating
Operating
Storage
Storage
5 to 35 °C
- 5 to 45 °C
Weightunpacked
Dimension(WXHXD mm)
* Specification is subject to change without notice for performance improvement.
3.7Kg
345.6X362X185mm
2.6Kg
1024 X 768 @ 75Hz
80MHz
--11--
L50S(AUO)Technical Service Manual
Critical Parts Specification1. LCD Module
1-1.General DescriptionThis specification applies to the 15.0inch Color TFT-LCD Module M150XN05.The display supports the XGA (1024(H)X768(V) screen format and 262,144 color(RGB 6-bitsdata).All input signals are 2 Channel TTL interface compatible.This module does not contain an inverter card for backlight1-2. Features- XGA 1024(H) X 768(V) resolution- 2 CCFLs (Cold cathode Fluorescent Lamp)- High contrast ratio, high aperture ratio- Wide viewing angle- High speed response- Low power consumption
Items
Display Size
Drive System
Display Colors
Number of pixels
Pixel arrangement
Pixel pitch
Module Size
Weight
Conerast ratio
View angle CR=10
Response time
Luminance
Signal system
Supply voltage
Back Light
Power consumption
M150XN05(AUO)
304.1(H)x228.1(V)mm 15.Oinch diagonal
a-Si TFT active matrix
262,144 Colors
1024x768
RGB vertical stripe
0.297(H)x0.297(V)mm
326(H) x 249(V) x 12.05(D) typ.mm
1,100g(Typ.)
400:1(typ)
H : +/-60(Typ) V : +40, -60(Typ)
16msec(Typ)
250cd/m2(Typ)
TTL 2PORT
3.3V
Edge type : 2CCFL
11W(typ)
--12--
Pin Name
A0, A1 N.C.A2 Device Address inputsVss GroundSDA Data I/OSCL Clock inputWP Write ProtectVcc + 5 V or + 3 V
3.0 ABSOLUTE MAXIMUM RATINGS
Storage Temperature................................-65°C to + 125°CVoltage with Respect to Ground.................-0.3 to + 6.5 V
NOTE: These are STRESS rating only. Appropriate conditions for operating these devices given elsewheremay permanently damage the part. Prolonged exposure to maximum ratings may affect device reliability.
4.0 OPERATING CONDITIONSTemperature under bias: MTV24C08/24LC08.......0°C to + 70°C MTV24C08/24LC08-I.....-40°C to + 85°C
VCC
WP
SCL
SDA
A0
A1
A2
VSS
1
2
3
4 5
6
7
824C08
or24LC08
TSSOP
VCC
WP
SCL
SDA
A0
A1
A2
VSS
VCC
WP
SCL
SDA
A0
A1
A2
VSS
1
2
3
4
8
7
6
5
1
2
3
4 5
6
7
8
Dual-In-Linepackage
SO package(M8)
24C08or
24LC08
24C08or
24LC08
24LC08
--13--
L50S(AUO)Technical Service Manual
5.0 ELECTRICAL CHARACTERISTICS DC ELECTRICAL CHARACTERISTICS(Vcc =5V +/- 10% ,MTV24C08/24LC08° FVcc =3V +/- 10% ,24LC08)
MTV24C08/24LC08
24LC08UnitsSymbol Parameter Conditions
Min Max Min Max
ICC1 Operating Current
(Program)
SCL = 100KHZCMOS Input Levels
— 10 — 8 mA
ICC2Operating Current
(Read)SCL = 100KHZCMOS Input Levels
— 2 — 2 mA
ISB Standby Current SCL = SDA = 0 V — 10 — 10 µA IIL Input Leakage VIN = 0 V to VCC -1 +1 -1 +1 µA IOL Output Leakage VOUT = 0 V to Vcc -1 +1 -1 +1 µA VIL Input Low Voltage -0.1 0.8 -0.1 0.15 VCC V VIH Input High Voltage 2 VCC +0.2 0.8VCC VCC+0.2 V VOL1 Output Low Voltage IOL = 2.1mA TTL — 0.4 — 0.4 V VOH1 Output High Voltage IOH = -400uA TTL 2.4 — 2.4 — V VOL2 Output Low Voltage IOL = 10uA CMOS — 0.2 — 0.2 V VOH2 Output High Voltage IOH = -10uA CMOS VCC-0.2 — VCC-0.2 — V
VLK VCC Lockout VoltageProgramming CommandCan Be Executed
Default — Default — V
6.0 SWITCHING CHACTERISTICS (Under Operating Conditions )
AC ELECTRICAL CHARACTERISTICS(Vcc =5V +/- 10% , MTV24C08° FVcc =3V +/- 10% ,24LC08)(Vcc =5V +/- 10% , MTV24C08 Fast Mode)
MTV24C08/24LC08
MTV24C08(Fast Mode)Parameter Symbol
Min Max Min MaxUnits
Clock frequency Fscl 0 100 — 400 kHzClock high time Thigh 4000 — 600 — nsClock low time Tlow 4700 — 1200 — nsSDA and SCL rise time Tr — 1000 — 300 nsSDA and SCL fall time Tf — 300 — 300 nsSTART condition hold time Thd:Sta 4000 — 600 — nsSTART condition setup time Tsu:Sta 4700 — 600 — nsData input hold time Thd:Dat 0 — 0 — nsData input setup time Tsu:Dat 250 — 100 — nsSTOP condition setup time Tsu:Sto 4000 — 600 — nsOutput valid from clock Taa 300 3500 100 900 nsBus free time Tbuf 4700 — 1200 — nsData out hold time Tdh 300 — 50 — nsInput filter spike suppression (SDA and SCL pins)
Tsp — 100 — 50 ns
Write cycle time Twr — 10 — 10 ms
--14--
CAPACITANCE TA= 25∞C , f=250KHZ
Symbol Parameter Max Units CO
UT Output capacitance 5 pF
CIN Input capacitance 5 pF
A. C. Conditions of Test
Input Pulse Levels Vcc x 0.1 to Vcc x 0.9Input Rise and Fall times 10 nsInput and Output Timming level Vcc x 0.5Output Load 1 TTL Gate and CL = 100pf
--15--
L50S(AUO)Technical Service Manual
Features•�Low dropout voltage•�Load regulation: 0.05% typical•�Trimmed current limit•�On-chip thermal limiting•�Standard SOT-223, TO-263, and TO-252 packages•�Three-terminal adjustable or fixed 2.5V, 2.85V, 3.3V, 5V
Applications•�Active SCSI terminators•�High efficiency linear regulators•�Post regulators for switching supplies•�Battery chargers•�5V to 3.3V linear regulators•�Motherboard clock supplies
DescriptionThe RC1117 and RC1117-2.5, -2.85, -3.3 and -5 are low dropout three-terminal regulators with 1A output current capability. These devices have been optimized for low voltage where transient response and minimum input voltage are critical. The 2.85V version is designed specifically to be used in Active Terminators for SCSI bus.
Current limit is trimmed to ensure specified output current and controlled short-circuit current. On-chip thermal limiting provides protection against any combination of overload and ambient temperatures that would create excessive junction temperatures.
Unlike PNP type regulators where up to 10% of the output current is wasted as quiescent current, the quiescent current of the RC1117 flows into the load, increasing efficiency.
The RC1117 series regulators are available in the industry-standard SOT-223, TO-263 (D2PAK), and TO-252 (DPAK) power packages.
Typical Applications
VIN = 3.3V VIN VOUT
ADJ
1.5V at 1A
RC1117
10 F 2 2 FR1124
R224.9
VIN = 5V VIN VOUT
GND
2.85V at 1A
RC1117-2.85
10 F+ +
+ +
22 F
VOUT = VREF(1 + R2/R1) + IAdj • R2
1A Adjustable/Fixed Low Dropout Linear Regulator
RC1117-3.3
--16--
Pin Assignments
*With package soldered to 0.5 square inch copper area over backside ground plane or internal power plane., JA can vary from 30°C/W to more than 50°C/W. Other mounting techniques may provide better thermal resistance than 30°C/W.
Absolute Maximum Ratings
Parameter Min. Max. Unit
VIN 7.5 V
Operating Junction Temperature Range 0 125 C
Storage Temperature Range -65 150 C
Lead Temperature (Soldering, 10 sec.) 300 C
Front View
4-Lead Plastic SOT-223JC = 15 C/W*
3-Lead Plastic TO-252JC = 3 C/W*
Tab isVOUT
Tab isVOUT
1
ADJ/GND
IN
2 3
3-Lead Plastic TO-263JC = 3 C/W*
Tab isVOUT
1
ADJ/GND
INOUT
2 3
3
2
1
IN
OUT
ADJ/GND
--17--
L50S(AUO)Technical Service Manual
Electrical CharacteristicsOperating Conditions: VIN 7V, TJ = 25°�C unless otherwise specifi�ed.The denotes specifi�cations which apply over the specifi�ed operating temperature range.
Notes:1. See thermal regulation specifications for changes in output voltage due to heating effects. Load and line regulation are
measured at a constant junction temperature by low duty cycle pulse testing.2. Line and load regulation are guaranteed up to the maximum power dissipation (18W). Power dissipation is determined by
input/output differential and the output current. Guaranteed maximum output power will not be available over the full input/output voltage range.
3. RC1117 only.
Parameter Conditions Min. Typ. Max. Units
Reference Voltage, VREF3 1.5V (VIN - VOUT) 5.75V,
10mA IOUT 1A1.225(-2%)
1.250 1.275(+2%)
V
Output Voltage 10mA IOUT 1ARC1117-2.5, 4V VIN 7VRC1117-2.85, 4.35V VIN 7VRC1117-3.3, 4.8V VIN 7VRC1117-5, 6.5V VIN 7V
2.4502.7933.2344.900
2.52.853.35.0
2.5502.9073.3665.100
VVVV
Line Regulation1,2 (VOUT + 1.5V) VIN 7V, IOUT = 10mA 0.005 0.2 %
Load Regulation1,2 (VIN –� VOUT) = 2V, 10mA IOUT 1A 0.05 0.5 %
Dropout Voltage VREF = 1%, IOUT = 1A 1.100 1.200 V
Current Limit (VIN –� VOUT) = 2V 1.1 1.5 A
Adjust Pin Current, IAdj3 35 120 A
Adjust Pin Current Change3 1.5V (VIN –� VOUT) 5.75,10mA IOUT 1A
0.2 5 A
Minimum Load Current 1.5V (VIN –� VOUT) 5.75 10 mA
Quiescent Current VIN = VOUT + 1.25V 4 13 mA
Ripple Rejection f = 120Hz, COUT = 22 F Tantalum, (VIN –� VOUT) = 3V, IOUT = 1A
60 72 dB
Thermal Regulation TA = 25 C, 30ms pulse 0.004 0.02 %/W
Temperature Stability 0.5 %
Long-Term Stability TA = 125 C, 1000hrs. 0.03 1.0 %
RMS Output Noise(% of VOUT)
TA = 25 C, 10Hz f 10kHz 0.003 %
Thermal Resistance, Junction to Case
SOT-223 15 C/W
TO-252, TO-263 3 C/W
Thermal Shutdown Junction Temperature 155 C
Thermal Shutdown Hysteresis
10 C
--18--
Features•�Low dropout voltage•�Load regulation: 0.05% typical•�Trimmed current limit•�On-chip thermal limiting•�Standard SOT-223, TO-263, and TO-252 packages•�Three-terminal adjustable or fixed 2.5V, 2.85V, 3.3V, 5V
Applications•�Active SCSI terminators•�High efficiency linear regulators•�Post regulators for switching supplies•�Battery chargers•�5V to 3.3V linear regulators•�Motherboard clock supplies
DescriptionThe RC1117 and RC1117-2.5, -2.85, -3.3 and -5 are low dropout three-terminal regulators with 1A output current capability. These devices have been optimized for low voltage where transient response and minimum input voltage are critical. The 2.85V version is designed specifically to be used in Active Terminators for SCSI bus.
Current limit is trimmed to ensure specified output current and controlled short-circuit current. On-chip thermal limiting provides protection against any combination of overload and ambient temperatures that would create excessive junction temperatures.
Unlike PNP type regulators where up to 10% of the output current is wasted as quiescent current, the quiescent current of the RC1117 flows into the load, increasing efficiency.
The RC1117 series regulators are available in the industry-standard SOT-223, TO-263 (D2PAK), and TO-252 (DPAK) power packages.
Typical Applications
VIN = 3.3V VIN VOUT
ADJ
1.5V at 1A
RC1117
10 F 2 2 FR1124
R224.9
VIN = 5V VIN VOUT
GND
2.85V at 1A
RC1117-2.85
10 F+ +
+ +
22 F
VOUT = VREF(1 + R2/R1) + IAdj • R2
RC11171A Adjustable/Fixed Low Dropout Linear Regulator
RC1117-2.5
--19--
L50S(AUO)Technical Service Manual
Pin Assignments
*With package soldered to 0.5 square inch copper area over backside ground plane or internal power plane., JA can vary from 30°C/W to more than 50°C/W. Other mounting techniques may provide better thermal resistance than 30°C/W.
Absolute Maximum Ratings
Parameter Min. Max. Unit
VIN 7.5 V
Operating Junction Temperature Range 0 125 C
Storage Temperature Range -65 150 C
Lead Temperature (Soldering, 10 sec.) 300 C
Front View
4-Lead Plastic SOT-223JC = 15 C/W*
3-Lead Plastic TO-252JC = 3 C/W*
Tab isVOUT
Tab isVOUT
1
ADJ/GND
IN
2 3
3-Lead Plastic TO-263JC = 3 C/W*
Tab isVOUT
1
ADJ/GND
INOUT
2 3
3
2
1
IN
OUT
ADJ/GND
--20--
Electrical CharacteristicsOperating Conditions: VIN 7V, TJ = 25°�C unless otherwise specifi�ed.The denotes specifi�cations which apply over the specifi�ed operating temperature range.
Notes:1. See thermal regulation specifications for changes in output voltage due to heating effects. Load and line regulation are
measured at a constant junction temperature by low duty cycle pulse testing.2. Line and load regulation are guaranteed up to the maximum power dissipation (18W). Power dissipation is determined by
input/output differential and the output current. Guaranteed maximum output power will not be available over the full input/output voltage range.
3. RC1117 only.
Parameter Conditions Min. Typ. Max. Units
Reference Voltage, VREF3 1.5V (VIN - VOUT) 5.75V,
10mA IOUT 1A1.225(-2%)
1.250 1.275(+2%)
V
Output Voltage 10mA IOUT 1ARC1117-2.5, 4V VIN 7VRC1117-2.85, 4.35V VIN 7VRC1117-3.3, 4.8V VIN 7VRC1117-5, 6.5V VIN 7V
2.4502.7933.2344.900
2.52.853.35.0
2.5502.9073.3665.100
VVVV
Line Regulation1,2 (VOUT + 1.5V) VIN 7V, IOUT = 10mA 0.005 0.2 %
Load Regulation1,2 (VIN –� VOUT) = 2V, 10mA IOUT 1A 0.05 0.5 %
Dropout Voltage VREF = 1%, IOUT = 1A 1.100 1.200 V
Current Limit (VIN –� VOUT) = 2V 1.1 1.5 A
Adjust Pin Current, IAdj3 35 120 A
Adjust Pin Current Change3 1.5V (VIN –� VOUT) 5.75,10mA IOUT 1A
0.2 5 A
Minimum Load Current 1.5V (VIN –� VOUT) 5.75 10 mA
Quiescent Current VIN = VOUT + 1.25V 4 13 mA
Ripple Rejection f = 120Hz, COUT = 22 F Tantalum, (VIN –� VOUT) = 3V, IOUT = 1A
60 72 dB
Thermal Regulation TA = 25 C, 30ms pulse 0.004 0.02 %/W
Temperature Stability 0.5 %
Long-Term Stability TA = 125 C, 1000hrs. 0.03 1.0 %
RMS Output Noise(% of VOUT)
TA = 25 C, 10Hz f 10kHz 0.003 %
Thermal Resistance, Junction to Case
SOT-223 15 C/W
TO-252, TO-263 3 C/W
Thermal Shutdown Junction Temperature 155 C
Thermal Shutdown Hysteresis
10 C
--21--
L50S(AUO)Technical Service Manual
MST9010
GENERAL DESCRIPTION
The MST9010 is a high performance, and fully integrated graphics processing IC solution for LCD monitors with resolutions up to XGA. It is configured with an integrated triple-ADC/PLL, a high quality scaling engine, an on-screen display controller, and a built-in output clock generator. To further reduce system costs, the MST9010 also integrates intelligent power management control capability for green-mode requirements and spread-spectrum support for EMI management.
ADC_PLLADC_PLL
ModeDetect
TripleADC
DVI Select
ScalingEngine
O S D
SSC_PLL
G a m m aOutputTiming
HOST
Interface
MCUXTAL/
EXT CLK
DVI
AnalogHSYNC
AnalogR G B
ToPane l
FEATURES
- High-quality zoom and shrink scaling engine (Compatible with VGA thru XGA)
- Integrated 8-bit triple-ADC/PLL - On-screen display controller (OSD) - Support RGB/DVI inputs - Support composite sync and SOG separator - Programmable 10-bit gamma correction - Integrated Brightness & Contrast control
adjustment - Support PWM backlit intensity control - Green PC and low EMI features - Low standby power mode (< 5mA)
- High-Performance Scaling Engine - Programmable shrink/zoom capabilities - High-quality scaling for all VESA and IBM
mode to fit screen - Variable sharpness control
- Analog RGB/DVI Compliant Input Port - Supports up to XGA at 85Hz/94.5Mhz - Supports Composite Sync and SOG
(Sync-on-Green) separator
- Auto-Detection/Tune - Auto input signal format (SOG, Composite,
Separated Hsync, Vsync, and DE), and input
mode (all VESA & IBM modes w/ resolution and polarity) detection
- Auto-tuning function including phasing, positioning, offset, gain, and jitter detection
- Smart screen-fitting
- On-Screen OSD Controller - Built-in OSD generator with 128 character
font programmable RAM - Internal OSD rotation degree of 90 and 270 - Gradient color function - Pattern generator for production test - Support OSD MUX and alpha blending
capability
- Output Format - Support output up to XGA panel - 24bit/48bit panel interface with stagger option - Programmable I/O for strength signal pins for
different output loading - Built-in output clock generator with Spread
Spectrum Control - Support dynamic dithering function
- External Connection/Component - Built-in DDC circuit - Support 8051 (up to 40MHz) and serial (up to
400Kbit/sec) bus type
--22--
PIN DIAGRAM
27
28
29
30
31
32
33
34
35
36
37
38
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Pin 1IDENTIFIER
MST
9010V
C646960210F
76
75
74
73
72
71
70
69
68
67
66
65
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
114
113
112
111
110
109
108
107
106
105
104
103
128
127
126
125
124
123
122
121
120
119
118
117
116
115
GB
[4]
GB
[3]
GB
[2]
GB
[1]
GB
[0]
GN
DC
DE
VD
DC
VD
DP
OC
LK
GN
DP
BB
[7]
BB
[3]
BB
[2]
BB
[1]
BB
[0]
BB
[6]
BB
[5]
BB
[4]
LH
SY
NC
SS
C_A
VD
D
VD
DP
LVS
YN
C
GB
[7]
GB
[6]
GB
[5]
VDDP
GNDP
INT
AVDD_PLL
HSYNC
AVSS_PLL
VSYNC
TESTPIN
TESTEN
PWM1
PWM0
AVDD_PLL
RB[1]
RB[2]
RB[3]
RB[4]
RB[5]
RB[6]
RB[7]
GNDP
VDDP
ALE
VDDC
GNDC
AD[6]
AD[5]
AD[4]
AD[3]
RDZ
WRZ
AD[7]
AD[0]
PWM2
AD[2]
AD[1]
VDDP
GNDP
RB[0]
RIN
AV
DD
NC
AV
SS
SG
OIN
GIN
AV
DD
AV
SS
BIN
AV
DD
NC
NC
BU
ST
YP
E
HW
RE
SE
TZ
DD
C_C
LK
DD
C_D
AT
NC
AV
SS
_PLL
AV
DD
_P
LL
CS
Z
AV
SS
_PLL
SC
L
SD
A
RE
FM
RE
FP
AV
SS
RA[2]
RA[3]
RA[4]
RA[5]
RA[6]
RA[7]
GNDC
VDDC
XOUT
XIN
GNDP
SSC_AVSS
BA[1]
BA[2]
BA[3]
BA[4]
BA[5]
BA[6]
BA[7]
GNDP
VDDP
GA[0]
GA[1]
GA[2]
GA[6]
GA[7]
GNDC
VDDC
GA[3]
GA[4]
GA[5]
RA[0]
RA[1]
VDDP
GNDP
VDDP
GNDP
BA[0]
--23--
L50S(AUO)Technical Service Manual
PIN DESCRIPTION
Table I: CPU Interface
Pin Name Pin Type Function Driving Strength (mA)
Pin Number(s)
BUSTYPE Schmitt Trigger Input w/ 5V-tolerant Bus Type 57
HWRESETZ# Schmitt Trigger Input w/ 5V-tolerant Hardware reset 58
WRZ# I/O w/ 5V-tolerant 8051 bus WRZ 4 ~ 12 86
RDZ#/DVI_HS I/O w/ 5V-tolerant 8051 bus RDZ/ DVI HSYN 4 ~ 12 87
ALE I/O w/ 5V-tolerant 8051 bus WRZ 4 ~ 12 90
AD [7]/DVI_VS I/O w/ 5V-tolerant 8051 bus AD [7] DVI VSYNC 4 ~ 12 85
AD [6] I/O w/ 5V-tolerant 8051 bus AD [6] 4 ~ 12 84
AD [5] I/O w/ 5V-tolerant 8051 bus AD [5] 4 ~ 12 83
AD [4] I/O w/ 5V-tolerant 8051 bus AD [4] 4 ~ 12 82
AD [3] I/O w/ 5V-tolerant 8051 bus AD [3] 4 ~ 12 81
AD [2] I/O w/ 5V-tolerant 8051 bus AD [2] 4 ~ 12 80
AD [1] I/O w/ 5V-tolerant 8051 bus AD [1] 4 ~ 12 79
AD [0] I/O w/ 5V-tolerant 8051 bus AD [0] 4 ~ 12 78
SDA I/O w/ 5V-tolerant 3 Wire Serial Bus Data 4 62
SCL/DVI_VS Input w/ 5V-tolerant 3 Wire Serial Bus Clock/DVI VSYNC 61
CSZ#/DVI_HS Input w/ 5V-tolerant 3 Wire Serial Bus Chip Select/ DVI HSYNC 63
INT Output CPU interrupt 4 74
Table II: ADC/ADC_PLL Interface
Pin Name Pin Type Function Driving Strength (mA)
Pin Number(s)
HSYNC Analog HSYNC Input 72
VSYNC Schmitt Trigger Input w/ 5V-tolerant Analog VSYNC Input 70
REFM Internal ADC Bottom De-coupling Pin 39
REFP Internal ADC Top De-coupling Pin 40
RIN Analog Red Input 42
SOGIN Syn On Green Input 46
GIN Analog Green Input 47
BIN Analog Blue Input 50
Table III: LCD Interface
Pin Name Pin Type Function Driving Strength (mA)
Pin Number(s)
LCK_ODD Output w/ Pull-down Resistor LCD Output Clock 4 ~ 12 115
LHSYNC Output w/ Pull-down Resistor LCD HSYNC 4 ~ 12 127
LVSYNC Output w/ Pull-down Resistor LCD VSYNC 4 ~ 12 126
LDE Output w/ Pull-down Resistor LCD Display Enable 4 ~ 12 112
RA [7:2] Output w/ Pull-down Resistor Port A Red [7:2] 4 ~ 12 7-12
RA [1:0
Output w/ Pull-down Resistor Port A Red[ 1:0] 13-14
GA [7:2] Output w/ Pull-down Resistor Port A Green [7:2] 4 ~ 12 19-24
GA [1:0]
Output w/ Pull-down Resistor Port A Green [1:0] 4 ~ 12 25-26
BA [7:2] Output w/ Pull-down Resistor Port A Blue [7:2] 4 ~ 12 29-34
BA [1:0]
Output w/ Pull-down Resistor Port A Blue [1:0] 4 ~ 12 35-36
RB [7:2] I/O w/ Pull-down Resistor Port B Red [7:2] 4 ~ 12 93-98
RB [1:0]
I/O w/ Pull-down Resistor Port B Red [ 1:0] 4 ~ 12 99-100
GB [7:2] I/O w/ Pull-down Resistor Port B Green [7:2] 4 ~ 12 103-108
--24--
BA033
Regulator, low drop-out type with ON/OFF switch BAST / BASFP series The BAST and BASFP series are variable, fixed output low drop-out type voltage regulators with an ON/OFF switch. These regulators are used to provide a stabilized output voltage from a fluctuating DC input voltage. Fixed output voltages are 3.3V, 5V, 6V(SFP), 7V, 8V, 9V, 10V(ST), 12V(ST). The maximum current capacity is 1 A for each of the above voltages.
!Application Constant voltage power supply
!!!!Features 1) Built-in overvoltage protection circuit, overcurrent protection circuit and thermal shutdown circuit 2) TO220FP-5, TO252-5 standard packages can be accomodated in wide application.
3) 0 A (design value) circuit current when switch is off 4) Richly diverse lineup. 5) Low minimum I/O voltage differential. !!!!Absolute maximum ratings (Ta=25 C)
Parameter Symbol Limits Unit
Power supply voltage VCC 35 V
Power dissipation Pd2000 *1TO220FP-5
TO252-5 1000 *2 mW
Operating temperature Topr -40~+85 ˚C
Storage temperature Tstg -55~+150 ˚CPeak applied voltage Vsurge 50 *3 V
*1 Reduced by 16mW for each increase in Ta of 1˚C over 25˚C.*2 Reduced by 8mW for each increase in Ta of 1˚C over 25˚C.*3 Voltage application time : 200 msec. or less
BA033ST / SFP
Parameter Symbol Min. Max. Unit
4.3 25 V
- 1 A
VCC
IO
Input voltage
Output current
BA033ST / SFP (unless otherwise noted, Ta=25 C, Vcc=8 V, Io=500 mA)
Parameter Symbol Min. Typ. Max. Unit ConditionsMeasurement
circuitPower save current
Output voltage
Input stability
Ripple rejection ratio
Load regulation
Temperature coefficient of output voltage
Minimum I/O voltage differential
Bias current
Peak output current
Output short-circuit current
ON mode voltage
OFF mode voltage
Input high level current
VO1 3.13 3.3 3.47 V Fig.1
Reg.I - 20 100 mV Fig.1
R.R. 45 55 - dB eIN=1Vrms, f=120Hz, IO=100mA Fig.2
Reg.L - 50 150 mV IO=5mA 1A Fig.1
TCVO - ±�0.02 - % / ˚�C IO=5mA, Tj=0~125˚�C Fig.1
Vd - 0.3 0.5 V VCC=0.95VO Fig.3
Ib - 2.5 5.0 mA IO=0mA Fig.4
1.0 1.5 - A Tj=25˚�C Fig.1
IOS - 0.4 - A VCC=25V Fig.5
Vth1 2.0 - - V Output Active mode, IO=0mA Fig.6
Vth2 - - 0.8 V Output OFF mode, IO=0mA Fig.6
IIN 100 200 300 A CTL=5V, IO=0mA Fig.6
VCC=4=.3 25V
IST - 0 10 A Fig.4OFF mode
IO
--25--
L50S(AUO)Technical Service Manual
WT61P4 vo.94d
GENERAL DESCRIPTION The WT61P4 is a microcontroller for digital controlled monitor with 1) 8051 compatible cpu, 2) 64K bytes Flash memory, 3) 1024 bytes SRAM, 4) 16 PWM, 5) SYNC signal processor, 6) timer, 7) DDC1/2B interface, 8) master/slave I2C interface, 9) 8-bit A/D converter, 10) watch-dog timer, 11) ISP, 12) power down mode.
FEATURES • 8-bit 8051 compatible CPU with 12/24MHz operating frequency • 64K bytes flash memory, 1024 bytes SRAM (256 bytes internal + 768 bytes external) • 12MHz crystal oscillator • 16 channels PWM outputs (15 8-bit + 1 16-bit) • Sync signal processor with H+V separation, H/V frequency counter, H/V polarity detection/control and
clamp pulse output • Programmable free-running SYNC signal output & White vi deo pattern (Horizontal frequency up to
250KHz with programmable H pulse width and V pulse width) • Programmable H and V overflow interrupt for fast blanking • Two timers compatible to 8051 • DMA DDC1/2B module for EDID1.3, EDID2.0 (A2/A3, A6/A7) and Enhance EDID (60/61) • Fast mode master/slave I2C interface (up to 400KHz) • 8-bit A/D converter with 4 selectable inputs • Watchdog timer • Maximum 35 programmable I/O pins (PLCC package) • Two external interrupt request input • 5/3.3 volt operate voltage supported • Low VDD reset supported • ISP function supported • Power down mode supported • C compiler supported
ORDERING INFORMATION
Package Type Part Number
42-pin PDIP WT61P4-N42
42-pin Shrink PDIP WT61P4-K42
40-pin PDIP WT61P4-N40
44-pin SOP WT61P4-S44
44-pin PLCC WT61P4-L44
--26--
PIN ASSIGNMENT AND PACKAGE TYPE Vdd=5V
PD7/PWM2/VIN21 01 40
VIN1 PWM1/PE1 02 39 HIN1 PWM0/PE0 03 38 PD6/PWM3/HIN2
NRES/VDD3V 04 37 PD5/PWM4/P10 VDD5V 05 36 PD4/PWM5/P11
GND 06 35 PD3/PWM6/P12 OSCO 07 34 PD2/PWM7/P13 OSCI 08 33 PD1/HOUT
PB6/SDA2 09 32 PD0/VOUT PB5/SCL2 10 31 PA7/PWM13/CLAMP PB4/PAT 11 30 PA6/PWM12/ 1/2VO
PB3/FDO/T012 29 PA5/PWM11/ 1/2HO PB2/FDI/T113 28 PA4/PWM10/LBK PB1/NIRQ2 14 27 PA3/PWM9/IRO PB0/NIRQ1 15 26 PA2/PWM8
PC7/SOGIN/P17 16 25 PA1/SCL1/RXD PC6/P16 17 24 PA0/SDA1/TXD PC5/P15 18 23 PC0/AD0 PC4/P14 19 22 PC1/AD1 PC3/AD320
WT61P4N40
21 PC2/AD2
Vdd=5V
PWM15/PE3 01 42 PD7/PWM2/VIN2 PWM14/PE2 02 41 VIN1 PWM1/PE1 03 40 HIN1 PWM0/PE0 04 39 PD6/PWM3/HIN2
NRES/VDD3V 05 38 PD5/PWM4/P10 VDD5V 06 37 PD4/PWM5/P11
GND 07 36 PD3/PWM6/P12 OSCO 08 35 PD2/PWM7/P13 OSCI 09 34 PD1/HOUT
PB6/SDA2 10 33 PD0/VOUT PB5/SCL2 11 32 PA7/PWM13/CLAMP PB4/PAT 12 31 PA6/PWM12/ 1/2VO
PB3/FDO/T013 30 PA5/PWM11/ 1/2HO PB2/FDI/T114 29 PA4/PWM10/LBK PB1/NIRQ2 15 28 PA3/PWM9/IRO PB0/NIRQ1 16 27 PA2/PWM8
PC7/SOGIN/P17 17 26 PA1/SCL1/RXD PC6/P16 18 25 PA0/SDA1/TXD PC5/P15 19 24 PC0/AD0 PC4/P14 20 23 PC1/AD1 PC3/AD321
WT61P4N42
22 PC2/AD2
Vdd=3.3/5V
PWM15/PE3 01 42 PD7/PWM2/VIN2 PWM14/PE2 02 41 VIN1 PWM1/PE1 03 42 HIN1 PWM0/PE0 04 41 PD6/PWM3/HIN2
NRES 05 40 PD5/PWM4/P10 VDD3V 06 39 PD4/PWM5/P11 VDD5V 07 38 PD3/PWM6/P12
GND 08 37 NC OSCO 09 36 PD2/PWM7/P13 OSCI 10 35 PD1/HOUT
PB6/SDA2 11 34 PD0/VOUT PB5/SCL2 12 33 PA7/PWM13/CLAMP PB4/PAT 13 32 PA6/PWM12
PB3/FDO/T014 31 PA5/PWM11 PB2/FDI/T115 30 PA4/PWM10/LBK PB1/NIRQ2 16 29 PA3/PWM9/IRO PB0/NIRQ1 17 28 PA2/PWM8
PC7/SOGIN/P17 18 27 PA1/SCL1/RXD PC6/P16 19 26 PA0/SDA1/TXD PC5/P15 20 25 PC0/AD0 PC4/P14 21 24 PC1/AD1 PC3/AD322
WT61P4S44
23 PC2/AD2
Vdd=3.3V PD7/PWM2/VIN21 01 40
VIN1
PWM1/PE1 02 39 HIN1 PWM0/PE0 03 38 PD6/PWM3/HIN2
NRES 04 37 PD5/PWM4/P10 VDD3V 05 36 PD4/PWM5/P11
GND 06 35 PD3/PWM6/P12 OSCO 07 34 PD2/PWM7/P13 OSCI 08 33 PD1/HOUT
PB6/SDA2 09 32 PD0/VOUT PB5/SCL2 10 31 PA7/PWM13/CLAMP PB4/PAT 11 30 PA6/PWM12
PB3/FDO/T012 29 PA5/PWM11 PB2/FDI/T113 28 PA4/PWM10/LBK PB1/NIRQ2 14 27 PA3/PWM9/IRO PB0/NIRQ1 15 26 PA2/PWM8
PC7/SOGIN/P17 16 25 PA1/SCL1/RXD PC6/P16 17 24 PA0/SDA1/TXD PC5/P15 18 23 PC0/AD0 PC4/P14 19 22 PC1/AD1 PC3/AD320
WT61P4N40
21 PC2/AD2
Vdd=3.3V
PWM15/PE3 01 42 PD7/PWM2/VIN2 PWM14/PE2 02 41 VIN1 PWM1/PE1 03 40 HIN1 PWM0/PE0 04 39 PD6/PWM3/HIN2
NRES 05 38 PD5/PWM4/P10 VDD3V 06 37 PD4/PWM5/P11
GND 07 36 PD3/PWM6/P12 OSCO 08 35 PD2/PWM7/P13 OSCI 09 34 PD1/HOUT
PB6/SDA2 10 33 PD0/VOUT PB5/SCL2 11 32 PA7/PWM13/CLAMP PB4/PAT 12 31 PA6/PWM12/ 1/2VO
PB3/FDO/T013 30 PA5/PWM11/ 1/2HO PB2/FDI/T114 29 PA4/PWM10/LBK PB1/NIRQ2 15 28 PA3/PWM9/IRO PB0/NIRQ1 16 27 PA2/PWM8
PC7/SOGIN/P17 17 26 PA1/SCL1/RXD PC6/P16 18 25 PA0/SDA1/TXD PC5/P15 19 24 PC0/AD0 PC4/P14 20 23 PC1/AD1 PC3/AD321
WT61P4N42
22 PC2/AD2
Vdd=3.3/5V
VD
D3V
NR
ES
PW
M0/
PE
0
PW
M1/
PE
1
PW
M14
/PE
2
PW
M15
/PE
3
NC
PD
7/P
WM
2/V
IN2
VIN
1
HIN
1
PD
6/P
WM
3/H
IN2
06
05
04
03
02
01
44
43
42
41
40
VDD5V 07 39 PD5/PWM4/P10 GND 08 38 PD4/PWM5/P11
OSCO 09 37 PD3/PWM6/P12 OSCI 10 36 PD2/PWM7/P13
PB6/SDA2 11 35 PD1/HOUT PB5/SCL2 12 34 PD0/VOUT PB4/PAT 13 33 PA7/PWM13/CLAMP
PB3/FDO/T014 32 PA6/PWM12 PB2/FDI/T115 31 PA5/PWM11 PB1/NIRQ2 16 30 PA4/PWM10/LBK PB0/NIRQ1 17
WT61P4L44
29 PA3/PWM9/IRQ
18
19
20
21
22
23
24
25
26
27
28
PC
7/S
OG
IN/P
17 P
C6/
P16
PC
5/P
15
PC
4/P
14
PC
3/A
D3
PC
2/A
D2
PC
1/A
D1
PC
0/A
D0
PA
0/S
DA
1/T
XD
PA
1/S
CL1
/RX
D
PA
2/P
WM
8
--27--
L50S(AUO)Technical Service Manual
PIN DESCRIPTION
Pin No. Pin Name I/O Description L44 S44 42 40
1 1 1 - PE3/PWM15 I/O Port E3 or PWM15 2 2 2 - PE2/PWM14 I/O Port E2 or PWM14 3 3 3 2 PE1/PWM1 I/O Port E1 or PWM1 4 4 4 3 PE0/PWM0 I/O Port E0 or PWM0 (12 bits) 5 5 5 4 NRES/3.3V I/O Reset input or +3.3V regulator output 6 6 6 5 VDD3.3V P +3.3V power supply 7 7 6 5 VDD5V P +5V power supply 8 8 7 6 GND P Ground 9 9 8 7 OSCO O 12Mhz or 24MHz oscillator output 10 10 9 8 OSCI I 12Mhz or 24MHz oscillator input 11 11 10 9 PB6/SDA2 I/O Port B6 or IIC SDA 12 12 11 10 PB5/SCL2 I/O Port B5 or IIC SCL 13 13 12 11 PB4/PAT I/O Port B4 or test pattern output 14 14 13 12 PB3/FDO/T0 I/O Port B3 or frequency divider output 15 15 14 13 PB2/FDI/T1 I/O Port B2 or frequency divider input 16 16 15 14 PB1/NIRQ2 I/O Port B1 or External interrupt II request input 17 17 16 15 PB0/NIRQ1 I/O Port B0 or External interrupt I request input 18 18 17 16 PC7/SOGIN/P17 I/O Port C7 or Sync on Green input or 8031 P1.7 19 19 18 17 PC6/RIN/P16 I/O Port C6 or 8031 P1.6 20 20 19 18 PC5/GIN/P15 I/O Port C5 or 8031 P1.5 21 21 20 19 PC4/BIN/P14 I/O Port C4 or 8031 P1.4 22 22 21 20 PC3/AD3 I/O Port C3 or ADC input 3 23 23 22 21 PC2/AD2 I/O Port C2 or ADC input 2 24 24 23 22 PC1/AD1 I/O Port C1 or ADC input 1 25 25 24 23 PC0/AD0 I/O Port C0 or ADC input 0 26 26 25 24 PA0/SDA1/TXD I/O Port A0 or DDC SDA pin or RS232C TXD 27 27 26 25 PA1/SCL1/RXD I/O Port A1 or DDC SCL pin or RS232C RXD 28 28 27 26 PA2/PWM8 I/O Port A2 or PWM8 29 29 28 27 PA3/PWM9 I/O Port A3 or PWM9 30 30 29 28 PA4/PWM10 I/O Port A4 or PWM10 31 31 30 29 PA5/PWM11/(1/2HO) I/O Port A5 or PWM11 or 1/2 HOUT 32 32 31 30 PA6/PWM12/(1/2VO) I/O Port A6 or PWM12 or 1/2 VOUT 33 33 32 31 PA7/PWM13/CLAMP I/O Port A7 or PWM13 or CLAMP output 34 34 33 32 PD0/VOUT I/O Port D0 or VSYNC output 35 35 34 33 PD1/HOUT I/O Port D1 or HSYNC output 36 36 35 34 PD2/PWM7/P13 I/O Port D2 or PWM7 or 8031 P1.3 - 37 - - NC No Connection
37 38 36 35 PD3/PWM6/P12 I/O Port D3 or PWM6 or 8031 P1.2 38 39 37 36 PD4/PWM5/P11 I/O Port D4 or PWM5 or 8031 P1.1 39 40 38 37 PD5/PWM4/P10 I/O Port D5 or PWM4 or 8031 P1.0 40 41 39 38 PD6/PWM3/HIN2 I/O Port D6 or PWM3 or HSYNC II Input 41 42 40 39 HIN1 I HSYNC I Input. 42 43 41 40 VIN1 I VSYNC I input. 43 44 42 1 PD7/PWM2/VIN2 I/O Port D7 or PWM2 or VSYNC II Input 44 - - - NC No Connection
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
(MST 9010S)
BLOCK DIAGRAM
24 Mhz
14.318 Mhz
AnalogR· G· B
MODEL NAME : L50S
WT61P4
MicroController
15"LCDPANEL
L50S
Image Quest Co., Ltd.
TTL (EVEN)
TTL (ODD)
Scaler
AUDIO(TDA7496L)
POWER &INVERTER
SPEAKER
77
<Doc> A
BLOCK DIAGRAMA
Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
�� �������� ������ � ���������� ����
� ��� ��������� ��� ��������������������
� ���� ��������� ��� ��������������������
� ���� ��������� ��� ��������������������
��� ��������� ��� ��������������������
� ��� ��������� ��� ��������������������
� �� ��������� ��� ��������������������
� ��� ��������� ��� ��������������������
� ��� ��������� ��� ��������������������
� ��� ��������� ��� ��������������������
�� ��� ��������� ��� ��������������������
�� ��� ��������� ��� ��������������������
�� � ���������� ������ ����������������
�� �� �������� ��� � ���������������������
� �� ���������� ������ ����������������
�� ��� �������� ��� � ���������������������
�� ��� ��������� ������ ���������������
�� ��� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� ��� ��������� ������ �����������������
�� ��� ���������� ������ ���������������
�� ��� ��������� ������ �����������������
�� ��� � �� ������� ��� ����������������
�� ��� � �� ������� ��� ����������������
� �� �������� ��� � ����������������������
�� ��� �������� ��� � ���������������������
�� ��� ���������� ������ ����������������!�����
�� ��� ���������� ������ ����������������
�� � ���������� ������ ����������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� � �������� ��� � ���������������������
������������������������������������
�
�� �������� ������ � ���������� ����
� �� ���������� ��� � ������������ �"�������
�� �� ���������� ��� � ������������ #$�����
�� �� ���������� ��� � ������������ #$�����
�� �� ���������� ��� � ������������ #$�����
�� � �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
� �� �������� ��� � ���������������������
� �� �� ��%���� ��� ����������������
� �� ���������� ��� � ������������� #$�����
� �� �������� ��� � ���������������������
� �������� ��� � ���������������������
� �� �� ��%���� ��� ����������������
� �� �� ��%���� ��� ����������������
� � �������� ��� � ���������������������
� �� ���������� ������ ���������������
� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �������� ��� � ���������������������
� � �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� ���������� ������ ���������������
�� � �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� � ���������� ������ ���������������
� � ��������� ������ �����������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� ���������� ������ ���������������
�� �� �������� ��� � ���������������������
�
�� �������� ������ � ���������� ����
�� � ���������� ������ ���������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� ��������� ������ ���������������
� �� �������� ��� � ���������������������
�� � ��������� ������ �����������������
�� �� �� ��%���� ��� ����������������
�� �� �������� ��� � ���������������������
�� �� �� ��%���� ��� ����������������
�� �� ��������� ������ ���������������
�� � �������� ��� � ���������������������
�� �� �������� ��� � ���������������������
�� �� �� ��%���� ��� � ������������� #$�����
�� �� ��������� ��� � ������������ #$�����
� � ���������� ������ ����������������
�� �� �������� ��� � ���������������������
�� � �������� ��� � ���������������������
�� �� �� ��%���� ��� ����������������
�� �� �� ��%���� ��� ����������������
�� �� �� ��%���� ��� ����������������
�� �� �� ��%���� ��� ����������������
�� �� ��������� #���&���'������������(
�� �� ���������� #���������������
�� �� ���������� #���������� � �'�����������
� �� ���������� #�����������������
�� �� ���������� #����������� � �'�����������
�� #�� ���������� (������ �'�������)����
�� #�� ������������ #����������������
�� &� ���������� &(���������������&
�� &� ���������� &(���������������&
��� &� ���������� &(���� &�������&
��� & ���������� &(���� &�������&
��� &� ���������� &(���� &�������&
��� &� ���������� &(���������������&
�� �������� ������ � ���������� ����
�� &� ���������� &(���������������&
��� &� ���������� &(���������������&
��� �� ���������� #��������&(#�(�������
��� �� ���������� #������%�&��%#����
��� *� �������& �����&������&�����(�$
��� *� �������& �����&������&�����(�$
��� �� � �� ������� ��� �� ��������������
��� ��� ���������� ��� �����������������
��� ��� � �� ������� ��� ������������������
��� ��� � �� ������� ��� ������������������
�� ��� � �� ������� ��� ������������������
��� �� � �� ������� ��� ����������������
��� ��� � �� ������� ��� ������������������
��� ��� � �� ������� ��� %(����� ��+�������
��� ��� � �� ������� ��� ����������������
��� ��� � �� ������� ��� ������������������
��� ��� � �� ������� ��� ��� ��������������
��� �� � �� ������� ��� ����������������
��� ��� � �� ������� ��� ������������������
��� ��� � �� ������� ��� ������������������
�� ��� � �� ������� ��� ������������������
��� ��� ���������� ��� ������������������
��� ��� ���������� ��� ��� ��������������
��� ��� � �� ������ ��� %(���� ����)��������
��� ��� ���������� ��� ���� ������������
��� �� � �� ������� ��� ������������������
��� ��� � �� ������� ��� �����������������
��� ��� ���������� ��� ������������������
��� ��� � �� ������� ��� ��� ��������������
��� ��� � �� ������ ��� %(���� ����)��������
�� �� � �� ������ ��� %(���� ����)��������
��� ��� � �� ������� ��� ������������������
��� ��� � �� ������� ��� ������������������
��� ��� � �� ������ ��� %(���� ����)��������
��� ��� � �� ������� ��� %(�������+��)���
�
�� �������� ������ � ���������� ����
��� ��� � �� ������� ��� %(�������+��)���
�� � � �� ������� ��� ����������������
�� �� � �� ������� ��� ����������������
�� �� � �� ������� ��� ����������������
�� �� ���������� ��� ��� ��������������
� �� � �� ������� ��� ����������������
�� � � �� ������� ��� ��� ��������������
�� �� � �� ������ ��� �� ��������������
�� �� � �� ������ ��� �� ��������������
�� �� ���������� ��� ������������������
�� �� ���������� ��� ������������������
��� �� � �� ������� ��� �� ��������������
��� �� � �� ������� ��� ������������������
��� ��� � �� ������� ��� �� ��������������
��� ��� ���������� ��� ������������������
�� ��� ���������� ��� ������������������
��� ��� � �� ������� ��� ������������������
��� �� � �� ������� ��� ������������������
��� ��� � �� ������� ��� ��� ��������������
��� ��� � �� ������� ��� %(�������+��)���
��� ��� � �� ������� ��� �� ��������������
��� ��� � �� ������� ��� �� ��������������
��� ��� � �� ������� ��� %(�������+��)���
��� �� � �� ������� ��� ����������������
��� ��� � �� ������� ��� ��� ��������������
�� ��� ���������� ��� ������������������
��� ��� ���������� ��� ������������������
��� ��� � �� ������ ��� �����������������
��� ��� � �� ������ ��� �����������������
��� ��� � �� ������ ��� �����������������
��� ��� � �� ������ ��� �����������������
��� �� � �� ������� ��� ������������������
��� ��� � �� ������ ��� %(���� ����)��������
��� ��� � �� ������ ��� �����������������
��� ��� � �� ������ ��� %(���� ����)��������
�
�� �������� ������ � ���������� ����
�� ��� � �� ������ ��� %(���� ����)��������
��� �� � �� ������� ��� �� ��������������
��� ��� � �� ������� ��� �� ��������������
��� �� ���������� ��� �����������������
��� �� ���������� ��� �����������������
��� ��� ���������� ��� ������ ��������������
��� �� ���������� ( ��(��� ����������#�
��� �� ���������� ( ��(��'���������#�����
��� �� ��������� ( ��(��� ������������#�
��� � ��������� ( ����������������"$�
�� �� ��������� ��������
��� �� ���������� #������������������
��� �� ���������� ( ���#�������"���� '�
��� �� ���������� ( ��(���&������&(�
��� �� ���������� �('�*�������"�����&���������%
��� �� ���������� �('�*��������&���%������
��� ���������� � &�����"������
��� ���������� ��� �����,�������)����
��� ��������� �#��-(�������������#����"�� .
��� ���������� #����������#�&� �'�����,����
�� ���������� '����������������������#���
��� ��������� '���$���������(����%(�������
��� ��������� �($���-�#����)�� �'�����,�/
��� ���������� � ��� �'(��-�� ��0�
��� ���������� � ��� �'(��-�� ��0�
��� ��������� � �����'(��-�� ��0�
��� ��������� � �����'(��-�� ��0�
��� �������� � �����'(��-�� �0��
��� ��������� � �����'(��-�� ��"��
��� �������� � �����'(��-�� ��0�
�� ��������� � �����'(��-�� �0��
��� ���������� ��(�����������
��� ���������� ����&�����
��� ���������� ���������)��#�����
��� ���������� %(�$�'� ���
�
�� �������� ������ � ���������� ����
��� ���������� %(�$�'� ���
��� ���������� %(�$����������
��� ���������� $�� ���(����"���"���
��� ���������� $�� ���(����"���"���
��� ���������� $�� ���(����"���"��
�� ���������� $�� ���(����"��"��
��� ���������� #�����#�������
��� ��������� #������������
��� ���������� #�����������
��� ���������� %(�$� ���������
��� ���������� %(�$� ���������
��� ���������� ����&���#��
��� ���������� ����&����
��� ���������� ����&�'��
��� ���������� #��������������
�� ���������� ����&�������������
��� ���������� ����&�'������������
��� ���������� �(��%�/��1���"��
��� ���������� ���������"���� #��(�$
��� �������� �#'��� �������#�/ #��,$1
��� ���������� �&����
��� ���������� %#�&��%��&���#�
��� ���������� %#�&��%��&��'#��#�
��� ���������� ���������#����������
��� ��������� '�$��/��1� �����)�����
�� ��������� ���������'�$
��� ���������� ��%(#���#������
��� ���������� ��%(#��'#��#������
��� �������� ��''���##������
��� ��������� ��������&������#&������
��� ���������� '#"� ���#��*���
�� ��������� '��&��*���������#�
�� ���������� ��&������� ����')������
�� ���������� ��&���������$�
�� ������������ #�&�')&����,�������)����
�
�� �������� ������ � ���������� ����
� ����������� � '�&#�'��������������0��
�� ����������� '���$����&(#�(����� �'���
�� '���������� '�$���*����% ���/���!���1
�� '��������� � &�� ����������
�� '�������� (�� #������������
�� '��������� �� (�$����������
��� ��������� ��(������)�������"�
��� �������� � '����(�/��1)��#�����
��� ��������� � '����(�/��1)��#�����
��� ��������� � '����(�/��1)��#�����
�� ���������� � ���'(�/-1��0������
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
toInverter/Power
0 V : MAX BRIGHTNESS5 V : MIN BRIGHTNESS
ACTIVE HIGH
DC-DC
IMAGEQUESTL50S
<Doc> A
<Title>
C
1 7Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
onPANEL
VCC5V
VCC12V
VLCD
5V
3.3VD
5V
3.3V_PL
3.3VD_PL
3.3V_AD
VCC2.5
C100.1uF/1608
U1
RC1117/3.3
1
3 2
GN
DIN VO
C13
open
R11K/1608
U3
RC1117/2.5
1
3 2
GN
DIN VO
C4
0.1uFC8
0.1uF
C6
100uF/16V C9
OPEN
C7
22u/16V
C2
0.1uF
CON1
CON7
1234567
C14
22uF/16V
C16
OPEN
C5
100uF/16V
C15
0.1uF
U2BA033SFP/TO252-5
1 3
2 4CTRL GND
IN OUT
C1
22uF/16V
C122
22uF/16V
C3
0.1uF
C12
0.33uF/1608
C11
22uF/16V
onBACKLITEAdjBACKLITE
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
NC
L50SIMAGEQUEST
VGA ACustom
2 7Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
VSI
HSI
VCC5V
5V
R21 100
D6
6.2V
R19 10K
R16 2.2K
R18 100
R22 100
CN1
DSUB-15
162738495
11
12
13
14
1510
D3
KDS226
1 32
R20 100
R7 100
C25 1u
R279 NC
C24 1u
R280 NC
D9RCS4148
R281 NC
R13 100
R11 100
R12 100
D5
KDS226
1 32
D4
KDS226
1 32
C20 0.001u
U8
24LC218P SOIC
12345
678 A0
A1A2
GNDSDASCLKWPVCC
C26 1u
R278
NC
R277
NC
C1230.1uF
C27 33P
R140
D1
6.2V
D2
6.2V
C21
20p
C22
20p
C17 1u
R17 0
R15 100
R60
C28 220P
R20
R3 100
R40
R5 100
C19 1u
C18 1u
D8
6.2V
R10
75
R9
75
R8
75
D7
6.2V
C23
20p
RIN0
GIN0
BIN0
VSYNC0
RIN0M
GIN0M
BIN0M
DDC1_DAT
DDC1_CLK
ST_DET1
HSYNC0
SOGIN0
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
IMAGEQUESTL50S
AMST9010SB
3 7Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
RA2RA3RA4RA5RA6RA7
GA2GA3GA4
GA6GA5
GA7
BA2BA3BA4
BA6BA5
BA7
RB2RB3RB4
RB6RB5
RB7
GB7
GB3GB4GB5GB6
GB2
BB4
BB7
BB2
BB6BB5
BB3
BA[2..7]GA[2..7]
RA[2..7]
RB[2..7]GB[2..7]
BB[2..7]
GIN0
VSYNC0
GIN0M
HSYNC0BIN0M
RIN0
BIN0
GIN0MSOGIN0
INT
HCLKHFS
HWRESETHDATA
3.3V_AV
VCC3.3V_PL 3.3V_PL3.3VD VCC3.3V_AVVCC2.5VDVCC3.3VD 3.3V_AV2.5VD VCC3.3VD_PL 3.3VD_PL
3.3VD
VAD
2.5VD3.3VD_PL3.3V_PL
L30
C34 0.1uF
C52
10u/16V
C35
10u/16V
C44
10u/16V
Y1
14.318MHZ
R23 390 1%
U4
MST9010S
59
56
5754
58
55
533738
6362
65
6667
3268
6970
106107
9697
8485
1617
61 3545
351 11 23 80 92 10
411
412
6
20 83 95 117
39 60
64
36
2
5242 10 22 81 93 115
127
21 82 94105
116
33
34
108109110111112113
9899100101102103
868788899091
181924252627678912131415122123124125128145
120121
2928
3031
118119
50
RIN0
GIN0
SOGIN0BIN0
RIN0M
GIN0M
BIN0MHSYNC0VSYNC0
REFPRMID
CSZ
SDASCL
HWRESETZINT
PWM0PWM1
RA0RA1
GA0GA1
BA0BA1
RB0RB1
AVD
D
AVD
D_P
LL
AVD
D
BYPASSD
VDD
_PLL
VDD
PVD
DP
VDD
PVD
DP
VDD
PVD
DP
VDD
P
VDD
CVD
DC
VDD
CVD
DC
AVSS
AVSS
REF_GND
AVSS
_PLL
GPLL
AVSS
_PLL
AVSS
GN
DP
GN
DP
GN
DP
GN
DP
GN
DP
GN
DP
GN
DC
GN
DC
GN
DC
GN
DP
GN
DC
XIN
XOUT
RA2RA3RA4RA5RA6RA7
GA2GA3GA4GA5GA6GA7
BA2BA3BA4BA5BA6BA7
RB2RB3RB4RB5RB6RB7GB0GB1GB2GB3GB4GB5GB6GB7BB0BB1BB2BB3BB4BB5BB6BB7
OCLKLDE
DDC1_CLKDDC1_DAT
DDCROM_CLKDDCROM_DAT
LHSLVS
REXT
C55
0.1UF
R24 OPEN
L20
L10
C37
0.1uF
C45
0.1uF
C36
0.1uF
C46
0.1uF
C38
0.1uF
C43
0.1uF
C47
0.1uF
C54
10u/16V
C33 22pF
C48
0.1uF
L50
C50
0.1uF
C51
0.1uF
C49
10u/16V
C32 22pF
C30
open
L40
C29
0.1u
C39
0.1uF
C53
0.1UF
C31open
C40
0.1uF
C41
0.1uF
C42
0.1uF
GA[2..7]BA[2..7]
RA[2..7]
GB[2..7]BB[2..7]
RB[2..7]
OCLKLDELHSLVS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LED_GLED_O
L50SMPU
IMAGEQUEST
<Doc> A
<Title>
B
4 7Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
SELECT
UPDOWN
MENU
5V
5V
5V
5V
5V
5V
5V
5V
5V
5V
VCC5V
R47 200
R66 470
R46
47K
C69
OPEN
R67 470
Q1
TT2N3904D
3
1
2
C56
1uF
R724.7K
R48 200
R68 470
C62 22pF
C70
0.1uF
RN1
10K
12345 6 7 8
R52
470
R30
1M
R69 470
R51
470
C67
470pF
R26 22K
R39 150
Y2
24MHZ
C66
100pF
R40 0
R29OPEN
R38 150
R41 0
R71 470
R27
4.7KR31 100
R43 0
C61
0.1uF
R36 100
CON2
CONN-12P
121110987654321
AUDIO/RGND/R
AUDIO/LGND/L
PWR_SWLED_GLED_O
GNDUP
DOWNSELECT
MENU
C59
0.1uF
U5
WT61P4
9
10
5
1617
2627282930313233
3435363738394043
1112131415
1819202122
24
87
23
25
234
1
4142 44
6
XTAL1
XTAL2
RESET
INT0/PB.0INT1/PB.1
PA0/SDA1PA1/SCL1PA.2PA.3PA.4PA.5PA.6PA.7
PD.0PD.1PD.2PD.3PD.4PD.5PD.6PD.7
PB.6/SDA2PB.5/SCL2
PB.4PB.3PB.2
PC.7PC.6PC.5
PC.4/RDPC.3/WR
PC.1
VSS
VDD
5
PC.2/ALE
PC.0
PE.2PE.1PE.0
PE.3
HINVIN NC
VDD
3
R34
4.7K
C65
0.1uF
R49 330
R44 10k
R33
4.7K
U6
24C08
1234 5
678A0
A1A2GND SDA
SCLWP
VCC
R37
4.7k
R32
10K
R50 330
R70
4.7K
R35 100
C57
0.1uF
R734.7K
C68
OPEN
R53 100
R42 22K
C64
0.1uF
C60 22pF R28
8.2K
R54 100
R25OPEN
C63
47uF/16V
R45
47K
C58
47uF/16V
RN3
OPEN
1 2 3 45678
AUDIO/L
ST-DET
onBACKLITE
MUTE
L/GND
R/GND
HCLK
VSYNC
VOLUME_CTL
AUDIO/R
HSYNC
HDATAHFS
DDC_DAT
DDC_CLK
INTonPANELHWRESET
AdjBACKLITE
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EVEN
ODD
NC
NC
NC
NC
L50SIMAGEQUEST
TTL6BIT APANELC
5 7Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
GB5
RB5
GB[2..7]
RB[2..7]
RA[2..7]
GA[2..7]
RA3
RA1
RA5
RA2
RA0
RA4
BB3
BB1BB0
BB4
BB[2..7]
BB5
BB2
GB4GB3
GB1GB0
GB2
RB0
RB4
RB1
RB3RB2
RB00
RBO5
GBO1
RBO4
RBO2
GBO0
RBO3
RBO[2..7]
GBO2
RBO1
RBO2
RBO4
RBO0
RBO3
RBO1
RBO5
GBO3
GBO4
GBO0
GBO2GBO3
GBO[2..7]
GBO5
GBO1
GBO4GBO5
BBO0
BBO5
BBO1
BBO3
BBO4
BBO[2..7]
BBO3
BBO4BBO5
BBO2
BBO2
BBO0BBO1
RAO1
RAO[2..7]
RAO0
BAO[2..7]
RAO5
RAO1RAO2
RAO4
PDEO
RAO3
RAO0
HVSO
GA3
GAO3
BAO5
GA5
GAO0
BAO4
BA0
BA3GAO4
BAO0
GAO[2..7]
BAO1
GAO5BA2
BA5
GAO5
BAO3
BAO3
BA4
GAO2
BAO4
GA1
BAO2
BAO5
BA1
GAO1
GA2
BAO2
BA[2..7]
GA0
GA4 GAO4
BAO0BAO1
GAO3GAO2
GAO0
RAO3RAO4
RAO2
GAO1
RAO5
PCLKO
PVSO
VLCD
C104
NC
C105
NC
C107
NC
C109
NC
C108
NC
C106
NC
C79
NC
AR1 33Rx4/3216
12345
678
CN305002HR-30A00/Yeonho
302928272625242322212019181716151413121110
987654321
GNDBE5 BBE4BE3BE2GNDBE1BE0NCNCGNDGE5GE4GB3GE2GNDGE1GE0NCNCGNDRE5RE4RE3RE2GNDRE1RE0NCNC
AR5 33Rx4/3216
12345
678
C88
NC
CN205002HR-45A00/Yeonho
454443424140393837363534333231302928272625242322212019181716151413121110
987654321
GNDCLKGNDDENAGNDVDGNDHDGNDGNDGNDBO5 BBO4BO3BO2GNDBO1BO0NCNCGNDBO5 GBO4BO3BO2GNDBO1BO0NCNCGNDRO5 RRO4RO3RO2GNDRO1RO0NCNCVCCVCCVCCNCNC
AR4 33Rx4/3216
12345
678
AR3 33Rx4/3216
12345
678
C71
NC
AR2 33Rx4/3216
12345
678
AR7 33Rx4/3216
12345
678
C72
NC
AR11 33Rx4/3216
12345
678
C73
NC
AR10 33Rx4/3216
12345
678
C74
NC
AR9 33Rx4/3216
12345
678
C75
NC
AR8 33Rx4/3216
12345
678
C76
NC
AR6 33Rx4/3216
12345
678
C77
NC
C78
NC
C87
NC
C101
NC
C80
NC
C81
NC
C110
NC
C82
NC
C84
NC
C86
NC
C85
NC
C83
NC
C90
33P
C92
33P
C91
33P
C89
33P
C93
NC
C94
NC
C95
NC
C96
NC
C98
NC
C100
NC
C99
NC
C97
NC
C102
NC
C103
NC
RB[2..7]
GB[2..7]
BB[2..7]
RA[2..7]
GA[2..7]
BA[2..7]
PVSYNC
DEPHSYNC
PCLK
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TDA7496L
L50SIMAGEQUEST
AUDIO<Doc> A
<Title>
C
6 7Monday, April 28, 2003
Title
Size Document Number Rev
Date: Sheet of
GND
GND
VCC5V
GND
GND
GND
VCC12V
GNDGND
GND
GND
C113 0.47UF
J1
AUDIOJACK
C117 100uF/16V
R63270
C121220uF/10V
R62270
C114 0.47UF
C111
0.1uF
R56150
△
▽
J2
EARPHONE JACK
1
23
4
5
10K
R55
C11610uF/16V
C112
47uF/16V
R571K
C1201uF
R61
OPE
N
Q2TT2N3904D
3
2
1
R6010K
R59150
R74 1K
R75 1K
C115100uF/16V
1KR58
C1190
L6
0
U7
11
12
17
7
15
3
10
5
9
13
21
6
416
14
18
2019
STBY
MUTE
OUTL
VAROUT_R
Vs
GND
SVR
VAROUT_L
INR
GND
GNDGND
VOLUME
INLVs
OUTR
GND
GNDGND
C1180
VOLUMEAUDIO/RR/GND
L/GNDAUDIO/L
MUTE
������������ ������ ��������
�������� ��������������������
�����������������!"� #�����������������
$����%!��$����%!��$����%!��$����%!��
�&�
'����������������� ������������"� (�)��
*���%� �+�����,
����� ��� ������)�!�-��,
�&�
������)�!�- �� �����$�����
� ��!�-)���� �#����"��� .'(�)��/
�&�
L50S BRAND'03.02.27
J.S.KIM
'03.02.27
J.S.WOO
'03.02.27
J.J.LEE
2
4
1
3
1
1
SCREW
SCREW
SCREW
STAND BASE
HINGE CAP R
HINGE CAP L
SCR-MC,MC4X10
SCR-MC,MC4X12
ABS 94 HB
ABS 94 HB
ABS 94 HB
SCR-TT,MC3X6
21
22
25
24
23 62013190
22
62013187
62013186
21
20
19
17
5001000194
5001000208
5004000192
4
1
1
1
1
1
8
1
4
4
1
1
SCREW
STAND FRONT
HINGE ASSY
STAND REAR
CONTROL PCB ASSY
COVER REAR
SCREW
SCREW
PWR-INV. PCB ASSY
PANEL SPACE AU
MAIN PCB ASSY
SPEAKER L/R
SCR-TT,MC3X8
ABS 94 HB
ABS 94 HB
SCR-TT,MC3X10
ABS 94 HB
ABS 94 HB
SCR-MC,BIN+MC3X5
AUO
1
1
1
1
1
1
REMARKQT'Y
LCD M150XN05 AU
MAIN FRAME
LENS LED
KNOB TACT
COVER FRONT
COVER PANEL
PART NAME
PMMA
EGI T=0.8
ABS 94 HB
ABS 94 HB
ABS 94 HB
DESCRIPTION
SCR-MC,BIN+MC3X8SCREW 4
6201318819
17
18
62013189
62013204
16
15
14
12
11
6223087699
88
10
13
66
55
44
33
6201320222
11
PART NONONO
77
5001000666
5001000579
5004000190
6115025100
3010700826
3550100115
5004000197
3610200114
3330500255
61012208
62200857
62152407
62013203
E4208422911
2425
16
18
15
14
1312
20
11
9
23
7
8
10
5
6
43
2
1
18
11
00SN EXPLODED VIEW
1
L
2
KJ
3
4
IHG
5
6
7
8
REV
SHEET
3rd
ANGLE TITLE
A2
SCALE
SIZE DWG NO.
FILE NAME : EXPLODED VIEWK
APPROVED BY
CHECKED BY
J
MDL
REF NO.
DRAWN BY
PLANNED BY
IHG
FEDCA
1
2
B
3
4
FEDC
8
ATAMP 031-2 B