7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

1/10

Mbfm Tplle cje Ihw _hwlr @_FC Bgpilgljtctbhj h` @B^ @bitlr `hr ET_

Cppibdctbhjs

Cgbt ^ck

N*Uldm) LDL)TCTU^C \jbvlrsbty) Umcjkcvur) Ucgbi Jceu ' 0345?3

L'gcbi; cgbt>0>263Ofgcbi*dhg

CnstrcdtTbfjci prhdlssbjf rcjas cghjf tml ghst elgcjebjf cppibdctbhjs h` ebfbtci elsbfj dhjdlpts cje

prcdtbdls* Bt bs c gcturl tldmjhihfy ehgcbj wmlrlbj tml elgcjes `hr ljmcjdle plr`hrgcjdl cje rleudle

rlshurdl utbibzctbhj mcvl rbslj lxphjljtbciiy hvlr tml ylcrs* ^ldljt cevcjdlgljts bj @blie _rhfrcggcnil Fctl

Crrcy -@_FC" elsbfj tldmjhihfy) mcs rlsuitle bj @_FC-s" nldhgbjf tml prl`lrrle pict`hrg `hr lvciuctbjf cje

bgpilgljtbjf sbfjci prhdlssbjf cifhrbtmgs* Tpldbci `lcturls h` tml @_FC crdmbtldturl) ibal lgnleele

guitbpiblrs) `cst dcrry dmcbjs) sdcicnbibty cje rl'dhj`bfurcnbibty gcal bt c vlry cttrcdtbvl pict`hrg `hr dhgpilx

sbfjci prhdlssbjf cifhrbtmgs* Ebfbtci Tbfjci _rhdlssbjf -ET_" elcis wbtm tml gcjbpuictbhj h` ebfbtci sbfjcis usbjfdhgpilx sbfjci prhdlssbjf systlgs nubit `rhg ncsbd nubiebjf nihdas ibal `bitlrs cje sbfjci trcjs`hrgctbhjs* Uml

cevljt h` ljfbjllrbjf thhis ibal GCUICN mcs ljcnile tml elsbfj h` tmlsl ncsbd nubiebjf nihdas `cstlr cje ghrl

cddurctl* Umbs ehdugljt prhvbels c nrbl` ebsdhursl hj tml l``ldtbvl cppibdctbhj h` PITB elsbfj gltmhehihfbls

`hr l``bdbljt bgpilgljtctbhj h` tmlsl ncsbd ET_ nihdas) usbjf cj @B^ @bitlr cje tml @cst @hurblr Urcjs`hrg cs

spldb`bd dcsls*

3* BjtrheudtbhjC `bitlr bs usle th gheb`y cj bjput sbfjci bj hrelr th `cdbibtctl `urtmlr prhdlssbjf* C ebfbtci `bitlr whras

hj c ebfbtci bjput -c slquljdl h` jugnlrs) rlsuitbjf `rhg scgpibjf cje qucjtbzbjf cj cjcihf sbfjci" cje

prheudls c ebfbtci hutput* Cddhrebjf th Er* \* Glylr'Nclsl tml ghst dhgghj ebfbtci `bitlr bs tml Ibjlcr Ubgl'Bjvcrbcjt -IUB" `bitlr* Elsbfjbjf cj IUB bjvhivls crrbvbjf ct tml `bitlr dhl``bdbljts wmbdm) bj turj) rlprlsljts tml

bgpuisl rlsphjsl h` tml prhphsle `bitlr elsbfj* Umlsl dhl``bdbljts) bj ibjlcr dhjvhiutbhj wbtm tml bjput

slquljdl wbii rlsuit bj tml elsbrle hutput* Uml ibjlcr dhjvhiutbhj prhdlss dcj nl rlprlsljtle cs;

Mlrl) yQjW sbfjb`bls tml hutput h` tml `bitlr cje xQjW bs tml ebfbtci bjput th tml `bitlr* Uml bgpuisl

rlsphjsl h` tml `bitlr bs fbvlj ny `+a! cje tml hplrcthr eljhtls tml dhjvhiutbhj hplrctbhj* Bt dcj nl sl lj

tmct tml lxtljt h` tml suggctbhj bs fhvlrjle ny a) wmbdm eljhtls tml lxtljt h` tml bgpuisl rlsphjsl h` tml

`bitlr* Umlrl`hrl) b` tml `bitlr mcs cj bj`bjbtl bgpuisl rlsphjsl) tml suggctbhj lxtljes th bj`bjbty cje tml `bitlr bs

scbe th nl cj Bj`bjbtl Bgpuisl ^lsphjsl -BB^" `bitlr* C `bitlr wbtm c `bjbtl vciul `hr a bs scbe th nl c @bjbtl Bgpuisl^lsphjsl -@B^" `bitlr* Bt dcj nl bj`lrrle tmct tml hutput h` cj @B^ `bitlr rlgcbjs elpljecjt hjiy hj tml bjputs

cje tml dhl``bdbljts* Umlrl`hrl) tml @B^ `bitlr eltcbile cnhvl bs cj IUB `bitlr Q>W*

Lquctbhj -3*3" dcj nl rl'wrbttlj cs `hiihws) `hr cj hrelr h` I) cs `hiihws;

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

2/10

@bfurl 3; smhws tml sdmlgctbd h` cj @B^ `bitlr h` hrelr I*

Dciduictbjf tml dhjstcjt dhl``bdbljts h` sudm c ebfbtci `bitlr bjvhivls dhjsbelrcnil cghujt h`

dhgputctbhj cje tmbs bs fljlrciiy plr`hrgle usbjf sh`twcrl thhis* Uml @bitlr Elsbfj cje Cjciysbs -@EC" thhi

pcdacfle cihjf wbtm GCUICN bs sudm c thhi* Uml dhl``bdbljts h` cj @B^ `bitlr) cs gljtbhjle lcriblr) eljhtl tml

bgpuisl rlsphjsl h` tml `bitlr* Bt bs bgplrctbvl `hr cjy systlg bgpilgljtctbhj h` sudm c `bitlr th usl c jugnlr

`hrgct tmct rlprlsljts tml dhl``bdbljts th cs gudm prldbsbhj cs ciihwle ny tml rlshurdl dhjstrcbjts* Umlehunil iljftm `ihctbjf phbjt jhtctbhj `hr `bitlr dhl``bdbljts) usle ny tml @EC thhi phsls bggljsl dmciiljfls bj

tlrgs h` dhst cje rlshurdls) wmbil bgpilgljtbjf hj cj @_FC* Uh hvlrdhgl tmbs) tml `bitlr dhl``bdbljts mcvl th

nl qucjtbzle th c `bxle phbjt jhtctbhj) rlsuitbjf bj tml bjtrheudtbhj h` c dlrtcbj cghujt h` bgprldbsbhj* Umbs

dmcptlr eltcbis tml prhdlss h` elsbfjbjf `bitlrs cje cjciyzbjf tml l``ldts h` dhl``bdbljt qucjtbzctbhj hj tml

hvlrcii rlsphjsl usbjf tml GCUICN @EC thhi* Mcrewcrl elsdrbptbhj `hr tml `bitlr bgpilgljtctbhj bs fljlrctle

bj Plrbihf MEI cje sbguictbhjs h` tml mcrewcrl elsdrbptbhj crl plr`hrgle usbjf GheliTbg*

>* Elsbfjbjf Ebfbtci @B^ @bitlrs \sbjf @EC UhhiUml @bitlr Elsbfj cje Cjciysbs Uhhi -@EC Uhhi" bs c frcpmbdci uslr bjtlr`cdl -F\B" cvcbicnil bj tml Tbfjci

_rhdlssbjf Uhhinhx h` GCUICN `hr elsbfjbjf cje cjciyzbjf `bitlrs* Bt tcals tml `bitlr Tpldb`bdctbhjs cs bjputs*Ucnil 3 smhws tml spldb`bdctbhjs h` cj @B^ ihw pcss lqubrbppil `bitlr*

Ucnil 3; @B^ `bitlr spldb`bdctbhjs

@bitlr plr`hrgcjdl pcrcgltlr Pciul

_css ncje `rlquljdy 33??? Mz

_css ncje cttljuctbhj 4 eN

Tthp ncje `rlquljdy 3>??? Mz

Tthp ncje cttljuctbhj 0< eN

Tcgpibjf `rlquljdy 5=???

Uml scgpibjf `rlquljdy bs dmhslj cs 5 tbgls tml sthp ncje cje tml `bitlr mcs c stllp trcjsbtbhj ncje

wbtm c wbetm h` 3??? Mz* Umlsl spldb`bdctbhjs crl `le cs bjputs th tml @EC thhi bj GCUICN ^>??0n* Uml thhi

plr`hrgs tml `bitlr elsbfj dciduictbhjs usbjf ehunil prldbsbhj `ihctbjf phbjt juglrbd rlprlsljtctbhj cje

ebspicys tml rlsphjsl h` c rl`lrljdl `bitlr* @bfurl > smhws tml `bitlr elsbfj wbjehw h` @EC thhi) c`tlr

dhgpiltbhj h` tml elsbfj prhdlss*

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

3/10

@bfurl >; @bitlr elsbfj usbjf GCUICN @EC thhi

Uml elsbfjle `bitlr bs h` hrelr =5* Bt gust nl jhtle tmct tml @EC Uhhi usls ehunil prldbsbhj `ihctbjf

phbjt rlprlsljtctbhj `hr tml elsbfj dciduictbhjs* Umbs ciihws tml thhi th cdmblvl c `cbr elfrll h` prldbsbhj)

wmbdm bs rl`ildtle bj tml dihsl'th'belci rlsphjsl h` tml rl`lrljdl `bitlr* @bfurl 4 smhws tml rlsphjsl h` tml

rl`lrljdl `bitlr) bj eltcbi* Tpldb`bdctbhjs h` tml `bitlr) jcgliy) pcss ncje) sthp ncje) trcjsbtbhj ncje) pcss ncje

rbppil cje sthp ncje rbppil crl eljhtle bj tml sdrllj smht*

@bfurl 4; ^lsphjsl h` tml rl`lrljdl `bitlr

Uml rlsphjsl smhwj bs dciduictle `rhg ? Mz -ED" up th >5??? Mz) wmbdm bs mci` h` tml scgpibjf

`rlquljdy spldb`ble -@T ( >"* Uml pcss ncje rlsphjsl rbppils wbtm ? eN cs dljtrl cje tml sthp ncje rbppils crl

cii nlihw 0??? Mz*

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

4/10

>*3* L``ldts h` `bjbtl whre iljftmUml cddurcdy h` c ebfbtci `bitlr bs ibgbtle ny tml `bjbtl whre iljftm usle bj bts bgpilgljtctbhj* Vmlj c

`bitlr bs dhjstrudtle wbtm ebfbtci mcrewcrl) tml gbjbgug whre iljftm jllele `hr spldb`ble plr`hrgcjdl

cddurcdy gust nl eltlrgbjle QElNrujjlr) >??>W* Cj belci `bitlr rlqubrls bj`bjbtl whre iljftm th truiy rlprlsljt

tml `bitlr dhl``bdbljts* Mhwlvlr) tml rlshurdl dhjstrcbjts csshdbctle wbtm mcrewcrl bgpilgljtctbhj phsl tml

dmciiljfl h` usbjf `bxle phbjt crbtmgltbd bj PITB bgpilgljtctbhjs) `hr tml scal h` dhst cje splle* Uml sbgpilstcje ghst wbeliy usle cpprhcdm th tml prhnilg bs th rhuje h`` tml hptbgci bj`bjbtl prldbsbhj dhl``bdbljts th c n'

nbt rlprlsljtctbhj QTujf cje Aug) 322??>W;

>*>* Sucjtbzctbhj th S30*35 `hrgct\sbjf tml @EC Uhhi) tml rl`lrljdl `bitlr bs qucjtbzle th c S30*35 `bxle phbjt juglrbd rlprlsljtctbhj

`hrgct QMu) ElNrujjlr & ElNrujjlr) >??> cje Ibg) Rcjf) Ib) cje Thjf) 3222W* Umbs glcjs tmct tml thtci whre

iljftm bs 30 nbts) hut h` wmbdm tml ghst sbfjb`bdcjt nbt -GTN" bs usle th rlprlsljt tml sbfj h` tml jugnlr) tml

jlxt nbt `hr rlprlsljtbjf tml jhj'`rcdtbhjci gcfjbtuel cje tml rlgcbjbjf tml `rcdtbhjci gcfjbtuel* Ucnil >

biiustrctls tmbs ebstrbnutbhj bj eltcbi*

Ucnil >; Juglrbd rlprlsljtctbhj `hrgct S30*35 ' Nbt ebstrbnutbhj

Mlrl) T eljhtls tml sbfj nbt) G eljhtls tml jhj `rcdtbhjci gcfjbtuel cje G@ eljhtls tml

`rcdtbhjci gcfjbtuel* C`tlr cppiybjf tml c`hrlscbe qucjtbzctbhj th tml `bitlr dhl``bdbljts) tml rlsphjsl h` tml

`bitlr bs dhgpcrle cfcbjst tmct h` tml rl`lrljdl `bitlr -wmbdm usls ehunil prldbsbhj `ihctbjf phbjt

rlprlsljtctbhj"* @bfurl 5 smhws tml rlsphjsl h` tml `bitlr c`tlr qucjtbzbjf tml dhl``bdbljts th S30*35 `hrgct*

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

5/10

@bfurl 5; @B^ `bitlr rlsphjsl c`tlr dhl``bdbljt qucjtbzctbhj th S30*35

Uml qucjtbzle `bitlr mcs icrflr rbppils tmcj tml rl`lrljdl `bitlr* Umbs bs lxpicbjle ny tml `cdt tmct tml

dhl``bdbljts mcvl ihst shgl cghujt h` prldbsbhj wmbil nlbjf qucjtbzle `rhg c ehunil prldbsbhj `ihctbjf phbjt

rlprlsljtctbhj th tml S30*35 `hrgct* Cs lstcnibsmle ny lquctbhj 3*>) cjy dmcjfl bj tml prldbsbhj h` tml `bitlr

dhl``bdbljts -@QaW" wbii mcvl c ebrldt nlcrbjf hj tml hutput h` tml `bitlr*

>*4* Sucjtbzctbhj th S=*6 `hrgctC icrflr l``ldt h` dhl``bdbljt qucjtbzctbhj dcj nl hnslrvle `hr tml rlprlsljtctbhj `hrgct S=*6* Mlrl)

tml thtci whre iljftm bs = nbts cje tml jugnlr h` nbts cvcbicnil `hr rlprlsljtbjf tml `rcdtbhjci gcfjbtuel bs 6*

Ucnil 4 biiustrctls tmbs ebstrbnutbhj bj eltcbi*

Ucnil 4; Juglrbd rlprlsljtctbhj `hrgct S30*35 ' Nbt ebstrbnutbhj

Mlrl) T eljhtls tml sbfj nbt) G eljhtls tml jhj `rcdtbhjci gcfjbtuel cje G@ eljhtls tml

`rcdtbhjci gcfjbtuel* C`tlr qucjtbzbjf tml `bitlr dhl``bdbljts th S=*6 `hrgct) tml rlsphjsl h` tml `bitlr bs

dhgpcrle wbtm tml rl`lrljdl `bitlr* @bfurl < smhws tml rlsphjsl h` tml `bitlr c`tlr qucjtbzbjf dhl``bdbljts th

S=*6 `hrgct*

Uml pcss ncje rlsphjsl bs rlictbvliy ujc``ldtle ny tml qucjtbzctbhj* Mhwlvlr) tml eb``lrljdl bs ercstbd

bj tml sthp ncje rlsphjsl h` tml qucjtbzle `bitlr* Umbs bs eul th tml sunstcjtbci ihss h` prldbsbhj cs c rlsuit h`

qucjtbzctbhj th tml sun'hptbgci S=*6 `hrgct* Ucnil 5 smhws tml l``ldt h` qucjtbzctbhj hj tml vciuls h` tml `brst

5 `bitlr dhl``bdbljts*

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

6/10

@bfurl *5* Mcrewcrl Bgpilgljtctbhj ' Fljlrctbjf Plrbihf MEI Dhel

Uml gckhr dmciiljfl bj bgpilgljtbjf c mbfmlr hrelr `bitlr bj mcrewcrl bs tml icrfl jugnlr h`

guitbpibdctbhjs* Eurbjf MEI fljlrctbhj `rhg @EC Uhhi) bjstrudtbhjs dcj nl fbvlj th hptbgbzl tml MEI ny usbjf c

vcrblty h` tldmjbquls ibal pbplibjbjf cje ebstrbnutle crbtmgltbd* Uml @EC thhi ciihws tml uslr th fljlrctl tlstnljdmls th cjciyzl tml rlsphjsl h` tml `bitlr th c vcrblty h` tlst bjput pcttlrjs* Uml MEI dhel `hr tml `bitlr

elsbfjle bj tml prlvbhus sldtbhj bs fljlrctle usbjf @EC Uhhi) wbtm guitbpiblrs bgpilgljtle bj pbplibjle trll

crdmbtldturl* MEI dhel cje tlst nljdmls -`hr ujbt bgpuisl rlsphjsl" crl fljlrctle `hr nhtm tml qucjtbzle

vlrsbhjs -S30*35 cje S=*6"* Uml bjbtbci phrtbhj h` tml sbguictbhj rlsuits `hr @B^ `bitlr wbtm dhl``bdbljts qucjtbzle

th S30*35 `hrgct bs smhwj bj @bfurl 0*

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

7/10

@bfurl 0; Tbguictbhj rlsuits `hr S30*35 @B^ `bitlr Bjbtbci phrtbhj

Cj bgpuisl bjput bs cppible th tml `bitlr ct tbgl 5 nbt wbel* Uml icst sbfjci ebspicyle bs tml btlrctbhj dhujtlr -j" tmct smhws tml hrelr h` tml dhl``bdbljt nlbjf

hutput* @bfurl 6 smhws tml `bjci phrtbhj h` tml hutput) smhwbjf tml lje h` tml bgpuisl rlsphjsl ct tbgl

32??js*

@bfurl 6; Tbguictbhj rlsuits `hr S30*35 @B^ `bitlr @bjci phrtbhj

Uml cpprhcdm `hr tml S=*6 `bitlr bs kust tml scgl cje rlsuits hntcbjle crl cish sbgbicr* Mlrl) tml hutput

bs 30 nbts wbel* @bfurl = smhws tml rlsphjsl h` tml @B^ `bitlr wbtm dhl``bdbljts qucjtbzle th S=*6 `hrgct*

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

8/10

@bfurl =; Tbguictbhj rlsuits `hr S30*35 @B^ `bitlr

4* Gltmhes th ^leudl tml L``ldt h` @bxle Vhre Iljftm

@bfurl 2; ^lictbhjsmbp nltwllj ) J cje n +Ahela) 32=?!

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

9/10

4*3* Bjtlflr _rhfrcggbjfUml l``ldt h` `bxbjf tml whre iljftm usle th rlprlsljt tml dhl``bdbljts h` c ebfbtci @B^ `bitlr h` hrelr J)

dcj nl gbjbgbzle ny usbjf cj hptbgug jugnlr h` nbts n th rlprlsljt tml J dhl``bdbljts h` tml `bitlr ny usbjf

bjtlflr prhfrcggbjf tldmjbquls* Cddhrebjf th Euscj G* Ahela) \sbjf tml cpprhxbgctl elsbfj `hrguic `hr

hptbgci bj`bjbtl'prldbsbhj ihw'pcss @B^ `bitlrs cje c stctbstbdci upplr nhuje `hr lrrhr dcusle ny tml rhujebjf) bt

bs phssbnil th flt cj cpprhxbgctl rlictbhjsmbp nltwllj elvbctbhj ) jugnlr h` dhl``bdbljts J) cje dhl``bdbljtwhre iljftm n* +Ahela) 32=?! Umbs rlictbhjsmbp nltwllj ) J cje n bs hntcbjle lxplrbgljtciiy uphj hptbgci

`bjbtl whre iljftm ihw'pcss @B^ `bitlrs el`bjle ny lquctbhjs -3*? -3*-n'3" bs jlvlr frlctlr tmcj 5 `hr cii J nltwllj 0

cje 5? cje cii n nltwllj 4 cje 3* Vhre Iljftm HptbgbzctbhjUmbs bs cj btlrctbvl cje qucibtctbvl gltmhe th crrbvl ct tml hptbgug whre iljftm ncsle hj c spldb`ble systlg

plr`hrgcjdl* Uml jlt'ibst h` c sbfjci `ihw nihda ebcfrcg bs prl prhdlssle th frhup tml sbfjcis tmct dcj mcvl tml

scgl `bxle'phbjt cttrbnutls bj hrelr th gbjbgbzl tml jugnlr h` vcrbcnils `hr tml hptbgbzctbhj* Uml frhupbjf

strctlfy smhuie nl th frhup sbfjcis dhjjldtle ny c elicy) c guitbpilxlr) hr c swbtdm hr bjput'hutput sbfjcis h`

cj ceelr ltd* Ncsle hj tml rcjfl h` lcdm sbfjci) c ujb`hrg whre iljftm bs cssbfjle th lcdm frhup* Jlxt stlp bs

th hntcbj c gbjbgug whre'iljftm `hr lcdm frhup) b*l*) tml sgciilst whre'iljftm tmct sctbs`bls tml `bxle'phbjt

plr`hrgcjdl h` tml systlg* Uml whre iljftm tmct mcs tml gbjbgug mcrewcrl dhst cje stbii sctbs`bls tml

spldb`ble systlg plr`hrgcjdl drbtlrbc) bs dmhslj* QTujf cje Aug) 322??>W

5* Dhjdiusbhj\sbjf phwlr`ui dhgputlr ncsle sh`twcrl thhis th plr`hrg rleujecjt dciduictbhjs bj tml `bitlr elsbfj prhdlss

ljcnils c elsbfjlr th crrbvl ct tml nlst elsbfj wbtmbj tml smhrtlst tbgl* Vmbil bgpilgljtbjf c `bitlr hj

mcrewcrl) tml nbfflst dmciiljfl bs th cdmblvl spldb`ble systlg plr`hrgcjdl ct gbjbgug mcrewcrl dhst* Hjlcghjf tml mureils bs th ujelrstcje) lstbgctl cje hvlrdhgl wmlrl phssbnil) tml l``ldts h` usbjf c `bjbtl whre

iljftm th rlprlsljt tml bj`bjbtl whre iljftm dhl``bdbljts* Tlildtbjf c jhj'hptbgbzle whre iljftm dcj rlsuit bj

tml `bitlr trcjs`lr `ujdtbhj nlbjf eb``lrljt `rhg wmct bs lxpldtle* Uml l``ldts h` usbjf `bjbtl whre iljftm

rlprlsljtctbhj dcj nl gbjbgbzle ny cjciytbdci hr qucibtctbvl gltmhes hr sbgpiy ny dmhhsbjf th bgpilgljt

mbfmlr hrelr `bitlrs bj dcsdcele hr pcrciili `hrg* Mbfm Tplle cje Ihw _hwlr @_FC Bgpilgljtctbhj h` @B^ @bitlr

`hr ET_ Cppibdctbhjs

7/23/2019 High Speed and Low Power FPGA Implementation of FIR Filter for DSP Applications

10/10

^l`lrljdlsQ3W \* Glylr'Nclsl) Ebfbtci Tbfjci _rhdlssbjf wbtm @blie _rhfrcggcnil Fctl Crrcys Tldhje Lebtbhj ) Tprbjflr)

p*3?2*

Q>W \* Glylr'Nclsl) Ebfbtci Tbfjci _rhdlssbjf wbtm @blie _rhfrcggcnil Fctl Crrcys Tldhje Lebtbhj ) Tprbjflr)

p*33?*

+4! E\TCJ G* AHELA) 32=?) Elsbfj h` Hptbgci @bjbtl Vhre iljftm @B^ Ebfbtci @bitlrs \sbjf Bjtlflr_rhfrcggbjf Uldmjbquls BLLL Urcjscdtbhjs hj Cdhustbds) Tplldm) cje Tbfjci _rhdlssbjf) Phi* CTT_'>=) Jh* 4)

K\JL 32=?*

Q5W Vhjyhjf Tujf cje Ab'Bi Aug) 322??>*

+0! R* D* Ibg) ^* Rcjf) E* Ib) cje K* Thjf) 3222* Tbfjle'phwlr'h`'twh tlrg ciihdctbhj sdmlgl `hr tml elsbfj h`

ebfbtci `bitlrs) BLLL Urcjscdtbhjs hj Dbrdubts cje Tystlgs BB) vhi* 50) pp*??3*