GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase...

13
GPS Locking the IC 910-H By Rex Moncur VK7MO

Transcript of GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase...

Page 1: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

GPS Locking the IC 910-H

By RexMoncur

VK7MO

Page 2: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

BLOCK DIAGRAM

GPSDO

PLL & 30.2

MHz Osc

IC 910-H

10

MHz

30.2

MHz

Page 3: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

External Oscillator Input

Page 4: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

Circuit Mods to IC 910-H

Page 5: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

Internal Mods to IC 910-H

Page 6: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

30.2 MHz Oscillator and PLL

Page 7: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

PLL Block Diagram

Page 8: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

PLL Construction

Page 9: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

Stability at 1296 MHz

1 Hz

Receiver &

SigGen

locked to

separate

GPSs

Receiver &

SigGen

locked to

same GPS

50 mHz

Page 10: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

Phase Noise v Loop Time Constant

Tc= 20 micro-seconds

Phase Noise at 5 Hz = -55 dBc/Hz

1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Blue = HP SigGen

Tc= 3000 micro-seconds

Phase Noise at 5 Hz = -45 dBc/Hz

Page 11: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

Phase Noise with Oven Oscillator

1296 MHz: Yellow = Oven Oscillator, Blue = HP SigGen

Phase Noise for both at 5 Hz = -70 dBc/Hz

10 Hz off

10 Hz off

Page 12: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

5 Hz Phase Noise at 1296 MHz

•161 PLL with Hi-Q Osc -55 dBc/Hz

•RigLockwith Hi-Q Osc -58 dBc/Hz

•161 PLL with Oven Osc -70 dBc/Hz

•HP SigGen -70 dBc/Hz

•10 GHz DB6NT Trans. -34 dBc/Hz

Page 13: GPS Locking the IC 910-H small - VK3HZvk3hz.net/riglock/VK7MO_GPS_Locking_the_IC 910-H.pdfPhase Noise v Loop Time Constant 1296 MHz: Yellow = PLL with cheap Hi-Q Oscillator, Tc= 20

CONCLUSIONS

•Need a good quality oscillator to get

lowest phase noise.

•Hum can be a problem –mount in

shielded box and bypass liberally with

electrolytics.

•Stability is better than 0.1 Hz at 1296 MHz

and more than adequate for JT65a.

•Accuracy is better than 1 Hz at 1296 MHz


Thesis Pll

Thesis Pll

C3 - PLL - 2 file2 C3-PLL-2 overview 6 3 C3-PLL-2 pinout 7 4 PLL operation 8 5 PLL configuration 12 5.1 Overview ..... 12 5.2 Step 1: Determination of the entire solution space for

C3 - PLL - 2 file2 C3-PLL-2 overview 6 3 C3-PLL-2 pinout 7 4 PLL operation 8 5 PLL configuration 12 5.1 Overview ..... 12 5.2 Step 1: Determination of the entire solution space for

Botanical Insect i 1296 Henn

Botanical Insect i 1296 Henn

Pll Examples

Pll Examples

GETTING STARTED IT’S EASY! ON 1296 EMEn2re.org/downloads/EME-23CM.pdf · introduction why 1296 eme? it’s easy! how done what you need conclusion getting started on 1296 eme by

GETTING STARTED IT’S EASY! ON 1296 EMEn2re.org/downloads/EME-23CM.pdf · introduction why 1296 eme? it’s easy! how done what you need conclusion getting started on 1296 eme by

Observer PLL

Observer PLL

1296 Nicholas Marjorie

1296 Nicholas Marjorie

Understanding PLL Timing for Stratix II Devices · 6 Altera Corporation Preliminary Understanding PLL Timing for Stratix II Devices PLL Usage The PLL Usage section reports the values

Understanding PLL Timing for Stratix II Devices · 6 Altera Corporation Preliminary Understanding PLL Timing for Stratix II Devices PLL Usage The PLL Usage section reports the values

Pll Manual

Pll Manual

EListPosting.asp?PUB=1&FirstCol...6 910 held eli a 6 910 hernandez jesus 6 910 hernandez justin r 6 910 higaki marc 6 910 hight aaron p ... 6 910 ingram henry b 6 910 jackson jeffrey

EListPosting.asp?PUB=1&FirstCol...6 910 held eli a 6 910 hernandez jesus 6 910 hernandez justin r 6 910 higaki marc 6 910 hight aaron p ... 6 910 ingram henry b 6 910 jackson jeffrey

Low Power SOC Design - Computer Science and Engineeringcseweb.ucsd.edu/classes/wi10/cse241a/slides/Matt.pdf · Process: tsmc45lp Metal Layers: 6 (5 ... PLL PLL PLL PLL Raw Clock Network

Low Power SOC Design - Computer Science and Engineeringcseweb.ucsd.edu/classes/wi10/cse241a/slides/Matt.pdf · Process: tsmc45lp Metal Layers: 6 (5 ... PLL PLL PLL PLL Raw Clock Network

Pll Tutorial

Pll Tutorial

STSW-RFSOL001 STWPLLSim simulation tool for …...• PLL open loop • PLL closed loop The main parameters resulting from the PLL design project (PLL bandwidth, phase margin, poles

STSW-RFSOL001 STWPLLSim simulation tool for …...• PLL open loop • PLL closed loop The main parameters resulting from the PLL design project (PLL bandwidth, phase margin, poles

PLL Design

PLL Design

AB 1296 Stakeholder Meeting

AB 1296 Stakeholder Meeting

PLL report

PLL report

Pneumission - High quality Chinese pneumatics · PLL-IO-GOI L-3/16-N PLL-1/8-u L-1/2-N2 PLL-5/16-N3 PLL4-M5 PLL-IO-GOI PLL-6-M5 105 PLL-10-G04 PLL-6-M5 PLL-IO-G Subject to change

Pneumission - High quality Chinese pneumatics · PLL-IO-GOI L-3/16-N PLL-1/8-u L-1/2-N2 PLL-5/16-N3 PLL4-M5 PLL-IO-GOI PLL-6-M5 105 PLL-10-G04 PLL-6-M5 PLL-IO-G Subject to change

Resolucao sesc-1296-2015

Resolucao sesc-1296-2015

EListPosting.asp?PUB=1&FirstCol...6 910 held eli a 6 910 higaki marc 6 910 hight aaron p 6 910 hill joseph m 6 910 holman jeff a ... 6 910 hruza stanley w 6 910 hubbard joshua e 6

EListPosting.asp?PUB=1&FirstCol...6 910 held eli a 6 910 higaki marc 6 910 hight aaron p 6 910 hill joseph m 6 910 holman jeff a ... 6 910 hruza stanley w 6 910 hubbard joshua e 6

Legends Collection - d39zcdd1zqgfnr.cloudfront.net · 910 04950/Ranch Star 910 05550/Painted Skins 910 04650/Elephant 910 06750/Broken Arrow 910 05750/ Safari Skin 910 03230/Dragon

Legends Collection - d39zcdd1zqgfnr.cloudfront.net · 910 04950/Ranch Star 910 05550/Painted Skins 910 04650/Elephant 910 06750/Broken Arrow 910 05750/ Safari Skin 910 03230/Dragon