Fujitsu Siemens AMILO Schematic Diagram

88

7

7

6

6

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title

Size Document Number Rev

Date: Sheet ofLV1 -1

Wistron Incorporated21F, 88, Hsin Tai Wu RdHsichih, Taipei

A3

1 38Friday, August 10, 2007

BLOCK DIAGRAM

ZZZ

Title




A3


BLOCK DIAGRAM

ZZZ

Title




A3


BLOCK DIAGRAM

ZZZ

WinbondWPC8763L

KBC

TouchPad 25

LPC BUS

LPCCONN.DEBUG

SPI I/F19BIOS

19

HDDPATACD-ROM

20

20

SATA

LV1 Block Diagram

802.11/a/b/g/nMini Card

22PCI-E /USB 2.0

USB x 421

USB 2.0

27

OP AMP

ALC268Codec AZALIA

OP AMPG1432INT.SPKR

G1412Headphone Out

27

26

MIC In

25

Project Code : 91.4V701.001PCB Number : 07207PCB Version : -1

PCB Layer Stackup

OUTPUTS

0D9V_S0 (1.2A)DDR_VREF_S3 (10mA)

INPUTS

SYSTEM DC/DC

5V_S5

TPS51100

APL5913

1D8V_S3

INPUT OUTPUT

34

34

L1: Signal 1L2: VCCL3: Inner Signal 2L4: Inner Signal 3L5: GNDL6: Signal 4

34SYSTEM DC/DC

1D8V_S3 1D25V_S0(1.7A)

INPUTAPL5915

1D5V_S0(2.66A)

OUTPUT

S-Video

DDR2533/667 MHz

HOST BUS

X4 DMI

3

400MHz

667/[email protected]

CLK GEN

15, 16, 17

11, 12

6,7,8,9,10

4, 5

Mobile CPU

ICH8M

Crestline

Merom 479 2G/2.33G

ICS 9LPRS502H

6 PCIe ports

AGTL+ CPU I/F

533/667MHz

10 USB 2.0/1.1 portsETHERNET (10/100/1000MbE)

DDR Memory I/FINTEGRATED GRAHPICSLVDS, CRT I/F

PCI/PCI BRIDGE

Matrix Storage Technology(DO)

ACPI 1.1

1 PATA 66/100

High Definition Audio

C-Link0

3 SATA

LPC I/F

71.CREST.00U

71.0ICH8.A0U

533/667MHz

18G792

24RTL8101E 23TXFM 2410/100/G

LANRJ45

71.09502.C0W

Serial Peripheral I/F

Active Managemnet Technology(DO)

PCI-E

11, 12

DDR2533/667 MHz

LVDS WXGA15"LCD 14

RGB CRT CRT 13

S-Video 13

SYSTEM DC/DC

CPU V_CORE

VCC_CORE_S0

OUTPUT

DCBATOUT

INPUT

30,31ISL6262 CRZ-T

Battery Charger

OUTPUT

DCBATOUT

INPUT

35MAX8725ETI

OUTPUTSINPUTS

SYSTEM DC/DC

AD+BAT+

TPS51120

DCBATOUT

INPUT OUTPUT

32

33SYSTEM DC/DC

DCBATOUT 1D8V_S3,1D05V_S0

SC411 * 2

5V_S5 ,3D3V_S5,

www.laptop-schematics.com

Title




Custom


Reference

ZZZ

Title




Custom


Reference

ZZZ

Title




Custom


Reference

ZZZ

1 = Low Power mode0 = Normal mode

Crestline Strapping Signals andConfiguration page 7ICH8-M EDS 20271 1.5V1

ReservedCFG[7:6]Reserved This signal should not be pulled high.

INTVRMEN

LAN100_SLP

GPIO33/HDA_DOCK_EN#

SATALED#

SPKR

TP3

CFG9

00 = Reserved

(Default)

(Default)

edge of the Calistoga GMCH PWORK in signal.

CFG16

10 = All Z mode enabled

0 = No SDVO Card present_DATA

CFG[15:14]

SDVO Present

CFG19

CFG20

straps

CFG[18:17]

11 = Normal Operation

1 = Dynamic ODT Enabled

All strap signals are sampled with respect to the leading

0 = Dynamic ODT Disabled

1= SDVO Card presentSDVOCRTL

SDVO/PCIEConcurrent

XOR/ALL Z test

FSB Dynamic ODTReserved

01 = XOR mode enabled

DMI Lane Reversal

NOTE:

(Default)

PCIE config2 bit0,Rising Edge of PWROK.

GNT2#Sets bit0 of RPC.PC(Config Registers:Offset 224h)

PCI Express GraphicsLane Reversal

Top-Block Swap Override.Rising Edge of PWROK.

GNT0#/SPI_CS1#

0 = Reverse Lanes,15->0,14->1 ect..

Boot BIOS Destination Selection.Rising Edge of PWROK.

ESI compatible mode is for server platforms only.This signal should not be pulled low for desttopand mobile.

HDA_SDOUT

HDA_SYNC

GNT3#

Signal

Sampled low:Top-Block Swap mode(inverts A16 forall cycles targeting FWH BIOS space).Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.

This signal has a weak internal pull-up.

XOR Chain Entrance/PCIE Port Config1 bit1,Rising Edge of PWROK

1= Normal operation(Default):Lane Numbered in order

Allows entrance to XOR Chain testing when TP3pulled low.When TP3 not pulled low at rising edgeof PWROK,sets bit1 of RPC.PC(Config Registers:offset 224h)

PCIE config1 bit0,Rising Edge of PWROK.

GPIO20

Usage/When Sampled

ESI Strap (Server Only)Rising Edge of PWROK

Comment

CFG[11:10] Reserved

CFG[13:12]

Reserved

0 = Normal operation (Default):lane Numbered in order1 =Reverse Lane,4->0,3->1 ect...0 = Only SDVO or PCIE x1 is operational (Default)1 =SDVO and PCIE x1 are operating simultaneously via the PEG port

ICH8-M EDS 20271 1.5V1

DD[15:0], DIOW#, DIOR#, DREQ,

DDACK#, IORDY, DA[2:0], DCS1#,approximately 33 ohm

DCS3#, IDEIRQ

page 17

Integrated VccLAN1_05and VccCL1_05 VRMEnable/Disable.Always sampled.

Enables integrated VccLAN1_05 and VccCL1_05 VRM'swhen sampled high

Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)

CFG[2:0]

CFG[4:3]CFG5

CFG8

Pin Name

010 = FSB800011 = FSB667

FSB Frequency Select

0 = DMI x2

others = ReservedReserved

(Default)1 = DMI x4

Strap Description

DMI x2 Select

Low Power PCI Express

Configuration

Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)

This signal has a weak internal pull-down.

GNT1#/GPIO51

Integrated VccSus1_05,VccSus1_5 and VccCL1_5VRM Enable/Disable.Always sampled.

Enables integrated VccSus1_05, VccSus1_5 andVccCL1_5 VRM's when sampled high

Flash Descriptor Security Override StrapRising Edge of PWROK

PCI Express Lane Reversal. Rising Edgeof PWROK.No Reboot.Rising Edge of PWROK.

XOR Chain Entrance.Rising Edge of PWROK.

This signal should not be pull low unless using XOR Chain testing.

If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timersystem reboot feature). The status is readable via the NO REBOOT bit.

ICH8M Integrated Pull-upand Pull-down Resistors

ICH8M IDE Integrated SeriesTermination Resistors

ICH8M Functional Strap Definitions

Controllable via Boot BIOS Destination bit(Config Registers:Offset 3410h:bit 11:10).GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.

SIGNAL Resistor Type/ValueHDA_BIT_CLKHDA_RST#HDA_SDIN[3:0]HDA_SDOUTHDA_SYNCGNT[3:0]GPIO[20]LDA[3:0]#/FHW[3:0]#

LDRQ[0]

PME#PWRBTN#SATALED#

LAN_RXD[2:0]

LDRQ[1]/GPIO23

TP[3]SPKR

SPI_CLKSPI_CS1#

USB[9:0][P,N]CL_RST#

SPI_MOSISPI_MISOTACH_[3:0]

NONE

PULL-DOWN 20K

PULL-DOWN 15KPULL-UP TBD

PULL-UP 20K

PULL-UP 20KPULL-UP 10KPULL-UP 20KPULL-UP 20KPULL-UP 20KPULL-UP 20KPULL-UP 15KPULL-UP 20KPULL-UP 20KPULL-UP 20KPULL-UP 20KPULL-UP 20K

PULL-UP 20K

PULL-DOWN 20KPULL-DOWN 20KPULL-DOWN 20K

PULL-DOWN 20K

PULL-DOWN 20K

page 16

PCI Routing

This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will beoverridden. If high,the security measures will be in effect.This should only be used in manufacturingenvironments.

Reserved

Crestline EDS 19857 0.7a

(Default)

USB TableINT REQ GNTIDSEL

LANE2LANE1

XMiniCard WLAN

PCIE Routing

LANE3

LAN

XLANE4

X

USB1(ON BOARD)Pair

4

X

USB

5

0

23

1

Device

X

6789

XMINICARD

X

USB2(ON BOARD)

Release BOM need modifySchematic BOMPage

P3

P11

P31

71.09365.00W 71.09502.C0W(ICS) 1'st

62.10017.A71 62.10017.B51

LocationU39(CLK GEN)

U29(DDR CNN)

U34,U35U33,U37

ZZ.COMBO.001 84.01426.037ZZ.COMBO.001 84.01412.037

P6 71.CREST.00U 71.GM965.A0U71.GL960.A0UU31(GM965)U31(GL960)

P15 71.0ICH8.A0U 71.ICH8M.A0UU49(ICH8M)

71.00875.C0W(RTL) 2'nd

P19 U50 71.08763.00G 71.08763.B0G

Release Layout need modifyU29(DDR CNN)

USB3(ON BOARD)USB4(ON BOARD)

P19P6 71.GL960.A0U 71.GM965A0UU31

LV1 LV2Page LocationR334 V XR333 X V

Difference between LV1 and LV2

P3 U39 71.09502.C0W 71.00875.C0WRTM875T-605-VD-GRT ICS9LPRS502H


CLK_PCIE_ICH_1#CLK_PCIE_ICH_1

CLK_MCH_BCLK_1

CLK_CPU_BCLK_1#

CLK_MCH_BCLK_1#

CLK_CPU_BCLK_1

3D3V_48MPWR_S0

CPU_SEL1

CLK_PCIE_SATA_1#

CLK_PCIE_MINI_11CLK_PCIE_MINI_11#

3D3V_CLKGEN_S03D3V_48MPWR_S0

CLK_ICH14

GEN_XTAL_IN

PCLK_FWH

CLK_PCIE_SATA_1

3D3V_CLKGEN_S0

CLK_PWRGD

PCLKCLK3

3D3V_CLKPLL_S0

GEN_XTAL_OUT

PCLKCLK2

PCLKCLK5

PCLKCLK4PCLK_KBCPCLK_ICH

PCLKCLK2

GEN_XTAL_IN

CLK_MCH_3GPLL_1#CLK_MCH_3GPLL_1

CLK_PCIE_LAN#_RCLK_PCIE_LAN_R

DREFCLK_1DREFCLK#_1

PCLKCLK4PCLKCLK3

3D3V_CLKPLL_S0

PCLKCLK5

PCLK_CARD

CLK14

GEN_XTAL_OUT

CLK48

PCLK_CARD

PCLK_KBC

PCLK_FWH

PCLK_ICH

CLK48_ICH

CLK_ICH14

CLK48_ICH

DREFSSCLK#_1DREFSSCLK_1

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

SMBDAT_ICH

CPU_SEL1

CPU_SEL2

SMBCLK_ICH

CPU_SEL0CLK_PWRGD

DREFCLK_96MDREFCLK_96M#

CLK_PCIE_SATACLK_PCIE_SATA#

CLK_MCH_3GPLLCLK_MCH_3GPLL#

CLK_PCIE_MINICLK_PCIE_MINI#

CLK_PCIE_ICHCLK_PCIE_ICH#

CLK_PCIE_LANCLK_PCIE_LAN#

CLK_MCH_BCLKCLK_MCH_BCLK#

CLK_CPU_BCLKCLK_CPU_BCLK#

PM_STPPCI#PM_STPCPU#

CLK48_ICH

CLK_ICH14

PCLK_FWH

PCLK_KBCCLK_PCI_ICH

DREFSSCLK_100MDREFSSCLK_100M#

Title




Custom

3 38Saturday, August 11, 2007

Clock Generator

ZZZ

Title




Custom


Clock Generator

ZZZ

Title




Custom


Clock Generator

ZZZ

SEL1FSB

SEL0FSA

133M100M

166M800M

0 101 X

667M200M

0 1

CPUSEL2FSC FSB

0 10

101

PCI0/CR#_A

PIN NAME DESCRIPTIONByte 5, bit 70 = PCI0 enabled (default)1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pairByte 5, bit 60 = CR#_A controls SRC0 pair (default),1= CR#_A controls SRC2 pairByte 5, bit 50 = PCI1 enabled (default)1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pairByte 5, bit 40 = CR#_B controls SRC1 pair (default)1= CR#_B controls SRC4 pair

PCI1/CR#_B0 = Overclocking of CPU and SRC Allowed1 = Overclocking of CPU and SRC NOT allowedPCI2/TME

0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96#1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#PCI4/27M_SEL0 =SRC8/SRC8#1 = ITP/ITP#PCI_F5/ITP_EN

PCI3/RC-5_EN 0 = Pin37 as CPU_STOP# , pin 38 as PCI_STOP#.1 = Pins37,38 as SRC-5 differential pair.

CL=20pF0.2pF

BOM use 56pin ICS P/N:71.09502.C0W(1'st) RTL P/N:71.00875.C0W(2'nd)

533M

SC

12 3

4RN31SRN0J-6-GPRN31SRN0J-6-GP

1TP111TP111

1 2R250 2K2R2J-2-GPR250 2K2R2J-2-GP

1

2

C244SC1U6D3V2KX-GPC244SC1U6D3V2KX-GP

1

2

R254

10KR2J-3-GP

R254

10KR2J-3-GP

1

2

R260

10KR2J-3-GP

R260

10KR2J-3-GP

1 2C436 SC10P50V2JN-4GP

DYC436 SC10P50V2JN-4GP

DY

12 3


1 2R232 2K2R2J-2-GPR232 2K2R2J-2-GP

12

R143

4D99R3F-1-GP

R143

4D99R3F-1-GP

1

2

C415SC27P50V2JN-2-GP

C415SC27P50V2JN-2-GP

1 2X3

X-14D31818M-35GP

82.30005.891

X3

X-14D31818M-35GP

82.30005.891

1

2

C426SCD

1U16V2ZY-2G

P

C426SCD

1U16V2ZY-2G

P

1

2

C409SCD

1U16V2ZY-2G

P

C409SCD

1U16V2ZY-2G

P

1

2

C408SC4D

7U6D

3V3KX-GP

C408SC4D

7U6D

3V3KX-GP

1

2

C411SCD

1U16V2ZY-2G

P

C411SCD

1U16V2ZY-2G

P

1 2C434 SC10P50V2JN-4GP


DY

1

2

R252

10KR2J-3-GP

R252

10KR2J-3-GP

1

2

R25510KR2J-3-GPDY

R25510KR2J-3-GPDY

1

2

C412SCD

1U16V2ZY-2G

P

C412SCD

1U16V2ZY-2G

P

12 3

4RN25SRN0J-6-GPRN25SRN0J-6-GPPCICLK0/CR#_A1

VDDPCI2

PCICLK1/CR#_B3

PCICLK2/LTE4

PCICLK35

PCICLK4/SRC5_EN6

PCI_F5/ITP_EN7

GNDPCI8

VDD489

USB_48MHZ/FSLA10

GND4811

VDD96I/O12

DOTT_96/SRCCLKT0 13DOTC_96/SRCCLKC0 14

GND15

VDD16

SRCCLKT1/SE1 17SRCCLKC1/SE2 18

GND19

VDDPLL3I/O20SRCCLKT2/SATACLKT 21SRCCLKC2/SATACLKC 22

GNDSRC23

SRCCLKT3/CR#_C 24SRCCLKC3/CR#_D 25

VDDSRCI/O26

SRCCLKT4 27SRCCLKC4 28

SCLK 56SDATA 55

FSLC/TEST_SEL/REF054

VDDREF53

X152X251

GNDREF50

FSLB/TEST_MODE49

CK_PWRGD/PD# 48

VDDCPU47

CPUCLKT0 46CPUCLKC0 45

GNDCPU44

CPUCLKT1 43CPUCLKC1 42

VDDCPUI/O41

NC#40 40

CPUCLKT2_ITP/SRCCLKT8 39CPUCLKC2_ITP/SRCCLKC8 38

VDDSRCI/O37

SRCCLKT7/CR#_F 36SRCCLKC7/CR#_E 35

GNDSRC34

SRCCLKT6 33SRCCLKC6 32

VDDSRC31

PCI_STOP#/SRCCLKT5 30CPU_STOP#/SRCCLKC5 29

U39

ICS9LPRS502HGLFT-GP

71.09502.C0W

U39

ICS9LPRS502HGLFT-GP

71.09502.C0W

123

4RN27

SRN33J-5-GP-U

RN27

SRN33J-5-GP-U

1

2

C425SC4D

7U6D

3V3KX-GP

C425SC4D

7U6D

3V3KX-GP

12 3


1 2C428 SC10P50V2JN-4GP


DY

1

2

C422SCD

1U16V2ZY-2G

P

C422SCD

1U16V2ZY-2G

P

1 2R233 33R2J-2-GPR233 33R2J-2-GP

1

2

C423SCD

1U16V2ZY-2G

P

C423SCD

1U16V2ZY-2G

P

12 3


1 2C435 SC10P50V2JN-4GP


DY

12 3


1

2

C414SCD

1U16V2ZY-2G

P

C414SCD

1U16V2ZY-2G

P

1

2

R25610KR2J-3-GPDY

R25610KR2J-3-GPDY

12 3


1 2C437 SC10P50V2JN-4GP


DY

1

2

C418SC27P50V2JN-2-GPC418SC27P50V2JN-2-GP

1 2R249 33R2J-2-GPR249 33R2J-2-GP

1 2C404 SC10P50V2JN-4GP


DY

12 3


1

2

R25110KR2J-3-GPDY

R25110KR2J-3-GPDY

1

2

R26110KR2J-3-GPDY

R26110KR2J-3-GPDY

1

2

C407SCD

1U16V2ZY-2G

P

C407SCD

1U16V2ZY-2G

P

1 2R238

10MR2J-L-GP

DYR238

10MR2J-L-GP

DY

1

2

C410SCD

1U16V2ZY-2G

P

C410SCD

1U16V2ZY-2G

P

1

2

R257

10KR2J-3-GP

R257

10KR2J-3-GP1

2

C243

SC22U6D3V5MX-2GP

C243

SC22U6D3V5MX-2GP

1 2G73G73

1 2G74G74

123

4RN26

SRN33J-5-GP-U

RN26

SRN33J-5-GP-U

1

2

C424SCD

1U16V2ZY-2G

P

C424SCD

1U16V2ZY-2G

P

12 3


1

2

C413SCD

1U16V2ZY-2G

P

C413SCD

1U16V2ZY-2G

P


H_A#18

H_A#20H_A#21H_A#22

H_A#17

H_A#19

H_A#23H_A#24H_A#25H_A#26H_A#27H_A#28H_A#29H_A#30H_A#31

H_A#3H_A#4H_A#5H_A#6H_A#7H_A#8H_A#9H_A#10H_A#11H_A#12H_A#13H_A#14H_A#15H_A#16

H_REQ#0H_REQ#1H_REQ#2H_REQ#3H_REQ#4

XDP_BPM#0XDP_BPM#1XDP_BPM#2XDP_BPM#3XDP_BPM4_PRDY#

H_THERMTRIP#

H_D#32H_D#33H_D#34H_D#35H_D#36H_D#37H_D#38H_D#39

H_D#41H_D#40

H_D#42H_D#43H_D#44H_D#45H_D#46H_D#47

H_D#0H_D#1H_D#2H_D#3H_D#4H_D#5H_D#6H_D#7H_D#8H_D#9

H_D#10H_D#11H_D#12H_D#13H_D#14H_D#15

H_D#16H_D#17H_D#18H_D#19H_D#20H_D#21H_D#22H_D#23H_D#24H_D#25H_D#26H_D#27H_D#28H_D#29H_D#30H_D#31

H_D#48H_D#49

H_D#51H_D#50

H_D#52H_D#53H_D#54H_D#55

H_D#57H_D#56

H_D#58H_D#59H_D#60H_D#61

H_D#63H_D#62

COMP0COMP1COMP2COMP3RSVD_CPU_12

RSVD_CPU_13RSVD_CPU_14

RSVD_CPU_4

RSVD_CPU_1

RSVD_CPU_8

RSVD_CPU_5RSVD_CPU_6RSVD_CPU_7

RSVD_CPU_2RSVD_CPU_3

RSVD_CPU_10

RSVD_CPU_11

CPU_GTLREF0

RSVD_CPU_9TEST4

TEST1TEST2

TEST4

H_A#32H_A#33H_A#34H_A#35

H_IERR#

H_THERMDCH_THERMDA

XDP_TDI

XDP_TMS

XDP_TRST#

XDP_TDO

H_CPURST#

XDP_DBRESET#

XDP_TCK

XDP_BPM#5

H_IERR#

XDP_TMS

XDP_TDI

XDP_BPM#5

XDP_TDO

XDP_DBRESET#

XDP_TCK

CPU_PROCHOT#

CPU_PROCHOT#

XDP_TRST#

H_RS#0

H_RS#2H_RS#1

1D05V_S0

1D05V_S0

3D3V_S0

H_ADS#H_BNR#

H_DRDY#H_DBSY#

H_HIT#H_HITM#

H_LOCK#

H_DSTBN#2H_DSTBP#2H_DINV#2

H_D#[0..63]

H_DSTBN#3H_DSTBP#3H_DINV#3

H_ADSTB#1

H_A#[3..35]

H_ADSTB#0

H_REQ#[0..4]

H_DSTBN#0H_DSTBP#0

H_DINV#0

H_DSTBN#1H_DSTBP#1

H_DINV#1

H_BPRI#

H_DEFER#

H_INIT#

H_CPURST#

H_TRDY#

CLK_CPU_BCLKCLK_CPU_BCLK#

H_DPRSTP#H_DPSLP#

H_PWRGDH_CPUSLP#

H_FERR#

PSI#

H_THERMDAH_THERMDC

H_THERMTRIP#

CPU_PROCHOT#

CPU_SEL0CPU_SEL1CPU_SEL2

H_A20M#

H_IGNNE#

H_INTRH_NMI

H_STPCLK#

H_BREQ#0

H_DPWR#

H_SMI#

H_RS#[0..2]

Title




Custom


CPU (1 of 2) AGTL

ZZZ

Title




Custom


CPU (1 of 2) AGTL

ZZZ

Title




Custom


CPU (1 of 2) AGTL

ZZZ

Layout Note:Comp0, 2 connect with Zo=27.4 ohm, make

Comp1, 3 connect with Zo=55 ohm, maketrace length shorter than 0.5" .

trace length shorter than 0.5" .

Layout Note:"CPU_GTLREF0"0.5" max length.

Net "TEST4" as short as possible,make sure "TEST4" routing isreference to GND and away othernoisy signals

1st source : 62.10079.0012nd source : 62.10053.401

Place close to CPU socket

CPU_BSEL CPU_BSEL2 CPU_BSEL1 CPU_BSEL0166200

00 0

111

All place within 2" to CPU

1TP47TP47

1 2R133 649R2F-GPR133 649R2F-GP

1 2R135 54D9R2F-L1-GPR135 54D9R2F-L1-GP

D16#N22D17#K25D18#P26D19#R23D20#L23D21#M24D22#L22D23#M23D24#P25D25#P23D26#P22D27#T24D28#R24D29#L25D30#T25D31#N25

DINV0#H25

DINV1#N24

DSTBN0#J26

DSTBN1#L26

DSTBP0#H26

DSTBP1#M26

D0#E22D1#F24D2#E26D3#G22D4#F23D5#G25D6#E25D7#E23D8#K24D9#G24D10#J24D11#J23D12#H22D13#F26D14#K22D15#H23

D53# AC26

D60# AC22

D63# AC23

GTLREFAD26

TEST2D25

BSEL0B22BSEL1B23BSEL2C21

DINV2# U22

D32# Y22D33# AB24D34# V24D35# V26D36# V23

D38# U25D39# U23D40# Y25D41# W22D42# Y23D43# W24D44# W25D45# AA23D46# AA24D47# AB25

DSTBP2# AA26DSTBN2# Y26

D48# AE24D49# AD24

D52# AB21

D54# AD20D55# AE22D56# AF23D57# AC25D58# AE21D59# AD21

D61# AD23

DINV3# AC20

DSTBN3# AE25

D51# AB22D50# AA21

D62# AF22

COMP0 R26COMP1 U26

DPRSTP# E5DPSLP# B5DPWR# D24

PWRGOOD D6SLP# D7PSI# AE6

TEST1C23

TEST6A26

TEST3C24

TEST5AF1TEST4AF26

D37# T22

DSTBP3# AF24

COMP2 AA1COMP3 Y1

2 OF 4

DATA GRP0DATA GRP1

D

A

T

A

G

R

P

2

D

A

T

A

G

R

P

3

MISC

U36B

BGA479-SKT6-GPU3

2 OF 4

DATA GRP0DATA GRP1

D

A

T

A

G

R

P

2

D

A

T

A

G

R

P

3

MISC

U36B

BGA479-SKT6-GPU3

1TP53TP53

1 2R142 54D9R2F-L1-GPR142 54D9R2F-L1-GP

1 TP56TP56

1TP48TP48

1TP35TP35

1 TP36TP36

1 TP38TP38

1 2R125

150R2F-1-GPDYR125

150R2F-1-GPDY

1 TP49TP49

1 2R137 54D9R2F-L1-GPR137 54D9R2F-L1-GP

1 2R140 54D9R2F-L1-GPR140 54D9R2F-L1-GP

1

2

C385

SC1KP50V2KX-1G

P

DY

C385

SC1KP50V2KX-1G

P

DY

1 TP45TP45

1 TP39TP39

1TP46TP461TP43TP43

1TP40TP40

1 TP34TP34

1 2R141 54D9R2F-L1-GPDYR141 54D9R2F-L1-GPDY

1

2

R2221KR2F-3-GP

R2221KR2F-3-GP

1 2R128 56R2F-1-GPR128 56R2F-1-GP

1 TP57TP57

1TP25TP25

1TP32TP32

1TP27TP27

1 TP55TP55

1 TP51TP51

1TP41TP41

1TP37TP37

1 2

C188

SCD1U10V2KX-5GP

C188

SCD1U10V2KX-5GP

A3#J4A4#L5A5#L4A6#K5A7#M3A8#N2A9#J1A10#N3A11#P5A12#P2A13#L2A14#P4A15#P1A16#R1

A20M#A6

ADS# H1

ADSTB0#M1

REQ0#K3REQ1#H2REQ2#K2REQ3#J3REQ4#L1

A17#Y2A18#U5A19#R3A20#W6A21#U4A22#Y5

A30#U2

A24#R4A25#T5A26#T3

A32#W3

A28#W5A29#Y4

A27#W2

A31#V4

A33#AA4A34#AB2A35#AA3

FERR#A5IGNNE#C4

RSVD#M4M4RSVD#N5N5RSVD#T2T2RSVD#V3V3RSVD#B2B2RSVD#C3C3

BNR# E2BPRI# G5

DEFER# H5

DBSY# E1DRDY# F21

BR0# F1

IERR# D20INIT# B3

LOCK# H4

RS0# F3RS1# F4RS2# G3

TRDY# G2

HIT# G6HITM# E4

BPM0# AD4BPM1# AD3BPM2# AD1BPM3# AC4PRDY# AC2PREQ# AC1

TCK AC5TDI AA6

TDO AB3TMS AB5

TRST# AB6DBR# C20

PROCHOT# D21THRMDA A24

THERMTRIP# C7

BCLK0 A22BCLK1 A21

RSVD#D2D2

RSVD#F6F6RSVD#D3D3RSVD#D22D22

STPCLK#D5LINT0C6LINT1B4SMI#A3

A23#U1

ADSTB1#V1

RESET# C1

KEY_NCB1

THRMDC B25

1 OF 4

R

E

S

E

R

V

E

D

HCLK

THERMAL

ADDR GROUP 1

X

D

P

/

I

T

P

S

I

G

N

A

L

S

C

O

N

T

R

O

L

ADDR GROUP 0ICH

U36A

BGA479-SKT6-GPU362.10079.001

1 OF 4

R

E

S

E

R

V

E

D

HCLK

THERMAL

ADDR GROUP 1

X

D

P

/

I

T

P

S

I

G

N

A

L

S

C

O

N

T

R

O

L

ADDR GROUP 0ICH

U36A

BGA479-SKT6-GPU362.10079.001

1 2R118 54D9R2F-L1-GPR118 54D9R2F-L1-GP

1 2R127

68R2-GPR127

68R2-GP

1

2

R221

2KR2F-3-GP

R221

2KR2F-3-GP

1 2R119 27D4R2F-L1-GPR119 27D4R2F-L1-GP

1

TP50TP50

1TP42TP42

1TP29TP29

1TP52TP52

1

2

C183SC100P50V2JN-3GPDY

C183SC100P50V2JN-3GPDY

1 2R139 54D9R2F-L1-GPR139 54D9R2F-L1-GP

1 TP44TP44

1 TP54TP54

1 2R138 54D9R2F-L1-GPDYR138 54D9R2F-L1-GPDY

1 2R136 27D4R2F-L1-GPR136 27D4R2F-L1-GP1TP30TP30


H_VID0H_VID1H_VID2H_VID3H_VID4H_VID5H_VID6

VSS_SENSE

VCC_SENSE

VCC_SENSE

VSS_SENSE

VCC_CORE_S0

1D5V_S0

1D05V_S0

1D5V_VCCA_S0

1D05V_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0VCC_CORE_S0

VCC_CORE_S0

VCC_SENSE

VSS_SENSEH_VID[0..6]

Title




Custom


CPU (2 of 2) POWER

ZZZ

Title




Custom


CPU (2 of 2) POWER

ZZZ

Title




Custom


CPU (2 of 2) POWER

ZZZ

Layout Note:VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:Provide a test point (with no stub) to connect a differential probebetween VCCSENSE and VSSSENSE at the location where thetwo 54.9ohm resistors terminate the 55 ohm transmission line.

layout note: "1D5V_VCCA_S0"as short as possible

Place close to CPU socket

Ivccp boot= 4.5AIvccp stable= 2.5A

IVCCA = 130mA

1 2 C218SC10U6D3V6KX-4GPC218SC10U6D3V6KX-4GP

1 2C211 SCD1U10V2KX-5GP

DYC211 SCD1U10V2KX-5GP

DY

12R131

100R2F-L1-GP-U

R131

100R2F-L1-GP-U



1

2

C202SCD

1U10V2KX-5G

P

C202SCD

1U10V2KX-5G

P

1 2C242 SCD1U10V2KX-5GPC242 SCD1U10V2KX-5GP


VCCA7VCCA9

VCCAC10

VCCA10VCCA12VCCA13VCCA15VCCA17VCCA18VCCA20VCCB7VCCB9VCCB10VCCB12VCCB14VCCB15VCCB17VCCB18VCCB20VCCC9VCCC10VCCC12VCCC13VCCC15VCCC17VCCC18VCCD9VCCD10VCCD12VCCD14VCCD15VCCD17VCCD18VCCE7VCCE9VCCE10VCCE12VCCE13VCCE15

VCCAA7VCCAA9VCCAA10VCCAA12VCCAA13VCCAA15VCCAA17VCCAA18VCCAA20VCCAB9

VCCAB12VCCAB14VCCAB15VCCAB17VCCAB18

VCCE17VCCE18VCCE20VCCF7VCCF9VCCF10VCCF12VCCF14VCCF15VCCF17VCCF18VCCF20

VCC AB20VCC AB7VCC AC7VCC AC9VCC AC12VCC AC13VCC AC15VCC AC17VCC AC18VCC AD7VCC AD9VCC AD10VCC AD12VCC AD14VCC AD15VCC AD17VCC AD18VCC AE9VCC AE10VCC AE12VCC AE13VCC AE15VCC AE17VCC AE18VCC AE20VCC AF9VCC AF10VCC AF12VCC AF14VCC AF15VCC AF17VCC AF18VCC AF20

VCCP G21

VCCP J6

VCCP J21

VCCP K6

VCCP K21

VCCP M6

VCCP M21

VCCP N6VCCP N21

VCCP R6VCCP R21

VCCP T6VCCP T21

VCCP V6

VCCP V21VCCP W21

VCCA B26VCCA C26

VID0 AD6

VID6 AE2

VID4 AE3

VID2 AE5

VID5 AF3

VID3 AF4

VID1 AF5

VSSSENSE AE7

VCCSENSE AF7

VCCAB10

3 OF 4U36C

BGA479-SKT6-GPU3

3 OF 4U36C

BGA479-SKT6-GPU3

1 2C201 SC4D7U6D3V3KX-GPC201 SC4D7U6D3V3KX-GP



VSSAF2

VSSA4VSSA8VSSA11VSSA14VSSA16VSSA19VSSA23

VSSB6VSSB8VSSB11VSSB13VSSB16VSSB19VSSB21VSSB24VSSC5VSSC8VSSC11VSSC14VSSC16VSSC19VSSC2VSSC22VSSC25VSSD1VSSD4VSSD8VSSD11VSSD13VSSD16VSSD19VSSD23VSSD26VSSE3VSSE6VSSE8VSSE11VSSE14VSSE16VSSE19VSSE21VSSE24VSSF5VSSF8VSSF11VSSF13VSSF16VSSF19VSSF2VSSF22VSSF25VSSG4VSSG1VSSG23VSSG26VSSH3VSSH6VSSH21VSSH24VSSJ2VSSJ5VSSJ22VSSJ25VSSK1VSSK4VSSK23VSSK26VSSL3VSSL6VSSL21VSSL24VSSM2VSSM5VSSM22VSSM25VSSN1VSSN4VSSN23VSSN26VSSP3

VSS P6VSS P21VSS P24VSS R2VSS R5VSS R22VSS R25VSS T1VSS T4VSS T23VSS T26VSS U3VSS U6VSS U21VSS U24VSS V2VSS V5VSS V22VSS V25VSS W1VSS W4VSS W23VSS W26VSS Y3VSS Y6VSS Y21VSS Y24VSS AA2VSS AA5VSS AA8VSS AA11VSS AA14VSS AA16VSS AA19VSS AA22VSS AA25VSS AB1VSS AB4VSS AB8VSS AB11VSS AB13VSS AB16VSS AB19VSS AB23VSS AB26VSS AC3VSS AC6VSS AC8VSS AC11VSS AC14VSS AC16VSS AC19VSS AC21VSS AC24VSS AD2VSS AD5VSS AD8VSS AD11VSS AD13VSS AD16VSS AD19VSS AD22VSS AD25VSS AE1VSS AE4VSS AE8VSS AE11VSS AE14VSS AE16VSS AE19VSS AE23VSS AE26VSS A2VSS AF6VSS AF8VSS AF11VSS AF13VSS AF16VSS AF19VSS AF21VSS A25VSS AF25

4 OF 4U36D

BGA479-SKT6-GPU3

4 OF 4U36D

BGA479-SKT6-GPU3



1 2L1

HCB1608KF121T30-GP68.00230.041

L1

HCB1608KF121T30-GP68.00230.041




1

2

C187SCD

01U16V2KX-3G

P

C187SCD

01U16V2KX-3G

P







DY1 2 C208

SC10U6D3V6KX-4GPC208SC10U6D3V6KX-4GP



1

2

TC6SE330U2VDM-L-GPTC6SE330U2VDM-L-GP

1 2C239 SC4D7U6D3V3KX-GPC239 SC4D7U6D3V3KX-GP





DY


1

2

C204SCD

1U10V2KX-5G

P

C204SCD

1U10V2KX-5G

P

1 2

R130

100R2F-L1-GP-U

R130

100R2F-L1-GP-U

1

2

C178SC4D

7U6D

3V3KX-GP

C178SC4D

7U6D

3V3KX-GP





H_D#0H_D#1H_D#2H_D#3H_D#4H_D#5H_D#6H_D#7H_D#8H_D#9H_D#10H_D#11H_D#12H_D#13H_D#14H_D#15H_D#16H_D#17H_D#18H_D#19H_D#20H_D#21H_D#22H_D#23H_D#24H_D#25H_D#26H_D#27H_D#28H_D#29H_D#30H_D#31H_D#32H_D#33H_D#34H_D#35H_D#36H_D#37H_D#38H_D#39H_D#40H_D#41H_D#42H_D#43H_D#44H_D#45H_D#46H_D#47H_D#48H_D#49H_D#50H_D#51H_D#52H_D#53H_D#54H_D#55H_D#56H_D#57H_D#58H_D#59H_D#60H_D#61H_D#62H_D#63

H_SCOMP#

H_SWINGH_RCOMP

H_SCOMP

H_A#29H_A#30H_A#31

H_A#26H_A#27H_A#28

H_A#23H_A#24H_A#25

H_A#20H_A#21H_A#22

H_A#17H_A#18H_A#19

H_A#14H_A#15H_A#16

H_A#11H_A#12H_A#13

H_A#8H_A#9H_A#10

H_A#5H_A#6H_A#7

H_A#3H_A#4

H_DINV#0H_DINV#1H_DINV#2H_DINV#3

H_DSTBN#3H_DSTBN#2H_DSTBN#1H_DSTBN#0

H_DSTBP#2

H_DSTBP#0

H_DSTBP#3

H_DSTBP#1

H_REQ#1

H_REQ#3H_REQ#2

H_REQ#0

H_REQ#4

H_RS#1H_RS#2

H_RS#0

H_SCOMP#

H_RCOMP

H_SCOMP

H_SWINGH_SWING

H_A#32H_A#33H_A#34H_A#35

H_AVREF

1D05V_S0

1D05V_S0

1D05V_S0

H_BNR#

H_BREQ#0

H_ADS#H_ADSTB#0H_ADSTB#1

H_DBSY#

H_DRDY#H_HIT#H_HITM#

CLK_MCH_BCLKCLK_MCH_BCLK#

H_LOCK#

H_BPRI#

H_CPURST#

H_DEFER#

H_DPWR#

H_TRDY#

H_CPUSLP#

H_A#[3..35]

H_D#[0..63]

H_REQ#[0..4]

H_RS#[0..2]

H_DSTBN#0H_DSTBN#1H_DSTBN#2H_DSTBN#3

H_DSTBP#1H_DSTBP#0

H_DSTBP#3H_DSTBP#2

H_DINV#0H_DINV#1H_DINV#2H_DINV#3

Title




Custom


GMCH (1 of 5) AGTL

ZZZ

Title




Custom


GMCH (1 of 5) AGTL

ZZZ

Title




Custom


GMCH (1 of 5) AGTL

ZZZ

Place them near to the chip ( < 0.5")

H_RCOMP routing Trace width andSpacing use 10 / 20 mil

H_SCOMP and H_SCOMP# Resistors andCapacitors close MCH 500 mil ( MAX )

H_SWING routing Trace width andSpacing use 10 / 20 milH_SWING Resistors andCapacitors close MCH500 mil ( MAX )

H_REF Decoupling Crestlineclose Crestline 100 mil GM965 ( 71.GM965.00U )

GL960 ( 71.GL960.A0U )

1

2

C356SCD1U16V2ZY-2GPC356SCD1U16V2ZY-2GP

1

2

R208

221R2F-2-GP

R208

221R2F-2-GP

H_D#0E2H_D#1G2H_D#2G7H_D#3M6H_D#4H7H_D#5H3H_D#6G4H_D#7F3H_D#8N8H_D#9H2H_D#10M10H_D#11N12H_D#12N9H_D#13H5H_D#14P13H_D#15K9H_D#16M2H_D#17W10H_D#18Y8H_D#19V4H_D#20M3H_D#21J1H_D#22N5H_D#23N3H_D#24W6H_D#25W9H_D#26N2H_D#27Y7H_D#28Y9H_D#29P4H_D#30W3H_D#31N1H_D#32AD12H_D#33AE3H_D#34AD9H_D#35AC9H_D#36AC7H_D#37AC14H_D#38AD11H_D#39AC11H_D#40AB2H_D#41AD7H_D#42AB1H_D#43Y3H_D#44AC6H_D#45AE2H_D#46AC5H_D#47AG3H_D#48AJ9H_D#49AH8H_D#50AJ14H_D#51AE9H_D#52AE11H_D#53AH12H_D#54AJ5H_D#55AH5H_D#56AJ6H_D#57AE7H_D#58AJ7H_D#59AJ2H_D#60AE5H_D#61AJ3H_D#62AH2H_D#63AH13

H_SWINGB3H_RCOMPC2

H_SCOMPW1H_SCOMP#W2

H_CPURST#B6H_CPUSLP#E5

H_AVREFB9H_DVREFA9

H_A#23 D17

H_A#31 E17

H_A#28 E19

H_A#33 A19

H_A#4 B11

H_A#13 B13

H_A#16 B14

H_A#30 B15

H_A#20 B16

H_A#29 B17

H_A#27 B18

H_A#34 B19

H_A#5 C11

H_A#11 C14

H_A#7 C15

H_A#32 C18

H_A#8 F16

H_A#10 G17

H_A#21 H20

H_A#3 J13

H_A#15 J17

H_A#26 J19

H_A#12 K16

H_A#17 K19

H_A#9 L13

H_A#14 L16

H_A#22 L19

H_A#25 N16

H_A#35 N19

H_A#18 P15H_A#19 R17

H_A#6 M11

H_A#24 M17

H_ADS# G12H_ADSTB#0 H17H_ADSTB#1 G20

H_BNR# C8H_BPRI# E8

H_BREQ# F12H_DEFER# D6

H_DBSY# C10HPLL_CLK AM5

HPLL_CLK# AM7H_DPWR# H8H_DRDY# K7

H_HIT# E4H_HITM# C6

H_TRDY# B7H_LOCK# G10

H_DINV#2 AD13H_DINV#3 AE13

H_DINV#0 K5H_DINV#1 L2

H_DSTBN#2 AD2H_DSTBN#3 AH11

H_DSTBN#1 K3H_DSTBN#0 M7

H_DSTBP#2 AC2H_DSTBP#1 K2

H_DSTBP#3 AJ10

H_DSTBP#0 L7

H_REQ#1 E13H_REQ#2 A11

H_REQ#4 B12H_REQ#3 H13

H_REQ#0 M14

H_RS#1 D7H_RS#2 D8

H_RS#0 E12

1 OF 10

H

O

S

T

U31A

CRESTLINE-GP-U-NF

71.CREST.00U

1 OF 10

H

O

S

T

U31A

CRESTLINE-GP-U-NF

71.CREST.00U

1

2

R209

100R2F-L1-GP-U

R209

100R2F-L1-GP-U

1 2R206 54D9R2F-L1-GPR206 54D9R2F-L1-GP

1 2R207 24D9R2F-L-GPR207 24D9R2F-L-GP

1

2

R2131KR2F-3-GP

R2131KR2F-3-GP

1

2

R211

2KR2F-3-GP

R211

2KR2F-3-GP

1 2R205 54D9R2F-L1-GPR205 54D9R2F-L1-GP

1

2

C352SCD1U10V2KX-5GPC352SCD1U10V2KX-5GP


55

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PM_EXTTS#1

GFX_VID1

PWROKCL_RST#

CL_CLK0CL_DATA0

MCH_ICH_SYNC#

DMI_TXP3

M_ODT0M_ODT1

CFG4CFG3

CFG5CFG6CFG7CFG8CFG9CFG10

CFG11CFG12CFG13CFG14CFG15CFG16CFG17CFG18

CFG20CFG19

CPU_SEL2CPU_SEL1CPU_SEL0

DMI_RXN3

DREFSSCLK#

M_CLK_DDR#2M_CLK_DDR#3

DMI_TXN2DMI_TXN1DMI_TXN0

DMI_TXN3

M_CLK_DDR0M_CLK_DDR1

DMI_RXP3DMI_RXP2DMI_RXP1DMI_RXP0

VGATE_PWRGD

M_CKE3M_CKE2M_CKE1M_CKE0

DMI_TXP2DMI_TXP1DMI_TXP0


DMI_RXN2DMI_RXN1DMI_RXN0

M_ODT2M_ODT3

PM_EXTTS#0

PM_BMBUSY#

PLT_RST1#_NB

M_CS#3M_CS#2M_CS#1M_CS#0

CLK_MCH_3GPLL#CLK_MCH_3GPLL


TEST2_GMCH

GFX_VID2

SM_RCOMP_VOHSM_RCOMP_VOL

H_THERMTRIP#

DREFCLK#

SDVO_CRT_DATA

M_RCOMPPM_RCOMPN

CLK_3GPLLREQ#

DREFSSCLK

PM_DPRSLPVR

TEST1_GMCH

M_RCOMPP

M_RCOMPN

GFX_VID3H_DPRSTP#

GFX_VID0

CLK_3GPLLREQ#

DREFCLK

GFX_VR_EN

GMCH_TXAOUT3-

PEG_CMP

GMCH_DDCDATAGMCH_DDCCLK

CRT_IREF

PM_EXTTS#0PM_EXTTS#1

GMCH_BLUE

GMCH_GREEN

GMCH_RED

TV_DCONSEL1TV_DCONSEL0

LCTLB_DATALCTLA_CLK

GMCH_TXAOUT3+

GMCH_TXAOUT1-

GMCH_TXAOUT1+GMCH_TXAOUT2+

GMCH_TXAOUT0+

GMCH_LCDVDD_ON

L_LVBG

LDDC_CLKLCTLB_DATALCTLA_CLK

LDDC_DATA

LIBG

GMCH_TXAOUT2-

GMCH_TXAOUT0-

LBKLT_CR

SM_RCOMP_VOLSM_RCOMP_VOH

GMCH_RED

GMCH_BLUE

GMCH_GREEN

TV_DACC

TV_DACA

TV_DACBLIBG

TV_DACC

TV_DACATV_DACB

GMCH_BL_EN

MCH_CLVREF

1D25V_S0

1D8V_S3

DDR_VREF_S3

3D3V_S0

3D3V_S0

1D05V_S0

3D3V_S0

1D8V_S3

3D3V_S0



M_CKE0M_CKE1M_CKE2M_CKE3


M_CS#1M_CS#2M_CS#3

M_CS#0


M_ODT0M_ODT1M_ODT2M_ODT3

CPU_SEL1CPU_SEL2

CPU_SEL0

H_DPRSTP#

VGATE_PWRGD

CLK_MCH_3GPLLCLK_MCH_3GPLL#

DMI_TXN0DMI_TXN1

DMI_TXP1

DMI_TXN2DMI_TXN3

DMI_TXP0

DMI_TXP2DMI_TXP3

DREFCLK_96M#DREFCLK_96M

DREFSSCLK_100M#DREFSSCLK_100M

CL_CLK0CL_DATA0

DMI_RXN0DMI_RXN1DMI_RXN2DMI_RXN3

DMI_RXP0

DMI_RXP2DMI_RXP3

DMI_RXP1

CL_RST#PWROK

PM_BMBUSY#

PM_DPRSLPVRH_THERMTRIP#

MCH_ICH_SYNC#

GMCH_TXAOUT0+GMCH_TXAOUT1+GMCH_TXAOUT2+

GMCH_TXAOUT0-GMCH_TXAOUT1-GMCH_TXAOUT2-

GMCH_TXACLK-GMCH_TXACLK+

LCDVDD_EN

LDDC_CLKLDDC_DATA

GMCH_BL_EN

GMCH_GREEN

GMCH_BLUE

GMCH_RED

GMCH_DDCCLKGMCH_DDCDATA

GMCH_VSYNC

GMCH_HSYNC

TV_DACBTV_DACC

PLT_RST1#

Title




A3


GMCH (2 of 5) DMI/LVDS/PEG

ZZZ

Title




A3



ZZZ

Title




A3



ZZZ

FOR Calero: 255 ohm Crestline: 1.3k ohmCRT_IREF routing Tracewidth use 20 mil

-1

-1

1

2

C381SC2D

2U6D

3V3MX-1-G

P

C381SC2D

2U6D

3V3MX-1-G

P

1 TP106TP106

12R212

20R2F-GP

R212

20R2F-GP

1TP11TP11

1 TP107TP107

12R218

1KR2F-3-GP

R218

1KR2F-3-GP

1

2

C396SCD1U10V2KX-5GP

C396SCD1U10V2KX-5GP

12R217

3K01R2F-3-GP

R217

3K01R2F-3-GP

1TP24TP24

1 2

R104

10KR2J-3-GP

R104

10KR2J-3-GP

1TP14TP14

RSVD#A35A35

RSVD#B34B34RSVD#B36B36RSVD#B37B37

RSVD#C34C34

RSVD#P36P36RSVD#P37P37RSVD#R35R35RSVD#N35N35RSVD#AR12AR12RSVD#AR13AR13RSVD#AM12AM12RSVD#AN13AN13RSVD#J12J12RSVD#AR37AR37RSVD#AM36AM36RSVD#AL36AL36RSVD#AM37AM37RSVD#D20D20

RSVD#H10H10RSVD#B51B51RSVD#BJ20BJ20RSVD#BK22BK22RSVD#BF19BF19RSVD#BH20BH20RSVD#BK18BK18RSVD#BJ18BJ18RSVD#BF23BF23RSVD#BG23BG23RSVD#BC23BC23RSVD#BD24BD24

RSVD#BH39BH39RSVD#AW20AW20RSVD#BK20BK20

RSVD#B44B44RSVD#C44C44

CFG0P27CFG1N27CFG2N24CFG3C21CFG4C23CFG5F23CFG6N23CFG7G23CFG8J20CFG9C20CFG10R24CFG11L23CFG12J23CFG13E23CFG14E20CFG15K23CFG16M20CFG17M24CFG18L32CFG19N33CFG20L35

PM_BM_BUSY#G41PM_DPRSTP#L39PM_EXT_TS#0L36PM_EXT_TS#1J36PWROKAW49RSTIN#AV20THERMTRIP#N20DPRSLPVRG36

NC#BJ51BJ51NC#BK51BK51NC#BK50BK50NC#BL50BL50NC#BL49BL49NC#BL3BL3NC#BL2BL2NC#BK1BK1NC#BJ1BJ1NC#E1E1NC#A5A5NC#C51C51NC#B50B50NC#A50A50NC#A49A49NC#BK2BK2

SM_CK4 AV23

SM_CK0 AV29

SM_CK#4 AW23SM_CK#3 AW25

SM_CK#0 AW30

SM_CKE1 AY32

SM_CK#1 BA23

SM_CK3 BA25SM_CK1 BB23

SM_CKE3 BD39

SM_CKE0 BE29

SM_CKE4 BG37

SM_CS#2 BG16

SM_CS#0 BG20SM_CS#1 BK16

SM_CS#3 BE13

SM_ODT3 BE16

SM_ODT0 BH18

SM_ODT2 BJ14SM_ODT1 BJ15

SM_RCOMP BL15SM_RCOMP# BK14

SM_VREF#AR49 AR49SM_VREF#AW4 AW4

DPLL_REF_CLK B42DPLL_REF_CLK# C42

DPLL_REF_SSCLK H48DPLL_REF_SSCLK# H47

PEG_CLK K44PEG_CLK# K45

DMI_RXN1 AJ38DMI_RXN2 AN42DMI_RXN3 AN46

DMI_RXN0 AN47

DMI_RXP1 AJ39DMI_RXP0 AM47

DMI_RXP2 AN41DMI_RXP3 AN45

DMI_TXN1 AJ41DMI_TXN0 AJ46

DMI_TXN2 AM40DMI_TXN3 AM44

DMI_TXP1 AJ42DMI_TXP0 AJ47

DMI_TXP2 AM39DMI_TXP3 AM43

GFX_VID2 C38

GFX_VID0 E35GFX_VID1 A39

GFX_VID3 B39GFX_VR_EN E36

CL_CLK AM49CL_DATA AK50

CL_PWROK AT43CL_RST# AN49CL_VREF AM50

TEST1 A37TEST2 R32

SDVO_CTRL_CLK H35SDVO_CTRL_DATA K36

CLKREQ# G39ICH_SYNC# G40

SM_RCOMP_VOH BK31SM_RCOMP_VOL BL31

2 OF 10

RSVD

D

D

R

M

U

X

I

N

G

C

L

K

D

M

I

CFGPM

NC

M

I

S

C

M

E

G

R

A

P

H

I

C

S

V

I

D

U31B

CRESTLINE-GP-U-NF

2 OF 10

RSVD

D

D

R

M

U

X

I

N

G

C

L

K

D

M

I

CFGPM

NC

M

I

S

C

M

E

G

R

A

P

H

I

C

S

V

I

D

U31B

CRESTLINE-GP-U-NF

1

2

C370SCD

01U16V2KX-3G

P

C370SCD

01U16V2KX-3G

P

1TP10TP10

1 TP23TP23

1

2

R2291KR2F-3-GPR2291KR2F-3-GP

1TP16TP16

1

2

C378SCD

01U16V2KX-3G

P

C378SCD

01U16V2KX-3G

P

1TP28TP28

1

2

R97

1K3R2F-1-GP

R97

1K3R2F-1-GP

1TP7TP7

1234 5

678

RN14

SRN10KJ-6-GP

RN14

SRN10KJ-6-GP

12 3

4

RN13

SRN2K2J-1-GP

RN13

SRN2K2J-1-GP

12R210

20R2F-GP

R210

20R2F-GP

1TP6TP6

1 2R120

2K4R2F-GP

R120

2K4R2F-GP

L_BKLT_CTRLJ40L_BKLT_ENH39L_CTRL_CLKE39L_CTRL_DATAE40L_DDC_CLKC37L_DDC_DATAD35L_VDD_ENK40

LVDS_IBGL41LVDS_VBGL43

LVDS_VREFLN40LVDS_VREFHN41

LVDSA_CLKC45LVDSB_CLK#D44

LVDSA_CLK#D46

LVDSB_CLKE42

LVDSB_DATA2A45LVDSB_DATA1A47

LVDSB_DATA#2B45LVDSB_DATA#1B47

LVDSB_DATA0E44

LVDSA_DATA1E50

LVDSA_DATA#1E51

LVDSA_DATA2F48

LVDSA_DATA#2F49

LVDSB_DATA#0G44

LVDSA_DATA0G50

LVDSA_DATA#0G51

TVA_DACE27

TVA_RTNF27

TVB_DACG27

TVB_RTNJ27

TVC_DACK27

TVC_RTNL27

TV_DCONSEL0M35TV_DCONSEL1P33

CRT_RED#E29

CRT_VSYNCE33CRT_TVO_IREFC32

CRT_REDF29

CRT_HSYNCF33

CRT_BLUE#G32

CRT_DDC_DATAG35

CRT_BLUEH32

CRT_GREEN#J29CRT_GREENK29

CRT_DDC_CLKK33

PEG_COMPI N43PEG_COMPO M43

PEG_RX#2 N47

PEG_RX1 L50

PEG_RX#1 L51

PEG_RX2 M47

PEG_RX5 T41

PEG_RX#3 T45

PEG_RX4 T49

PEG_RX#4 T50PEG_RX#5 U40

PEG_RX3 U44

PEG_RX#7 Y40PEG_RX#6 Y44

PEG_RX9 Y48PEG_RX8 AB50

PEG_RX#8 AB51

PEG_RX7 W41PEG_RX6 W45

PEG_RX#9 W49

PEG_RX11 AC41PEG_RX10 AC45

PEG_RX#11 AD40PEG_RX#10 AD44

PEG_RX#15 AG41

PEG_RX15 AG42

PEG_RX#14 AG45

PEG_RX#12 AG46

PEG_RX13 AG49

PEG_RX0 J50

PEG_RX#0 J51

PEG_RX14 AH45

PEG_RX12 AH47

PEG_RX#13 AH49

PEG_TX#6 Y43

PEG_TX#8 W38PEG_TX#7 W46

PEG_TX#12 AC42

PEG_TX#10 AC46PEG_TX#11 AC49

PEG_TX#9 AD39

PEG_TX#14 AE49PEG_TX#13 AH39

PEG_TX#15 AH44

PEG_TX#0 N45

PEG_TX#3 N51PEG_TX#4 R50PEG_TX#5 T42

PEG_TX#1 U39PEG_TX#2 U47

PEG_TX8 Y39PEG_TX7 Y47PEG_TX6 W42

PEG_TX9 AC38

PEG_TX11 AC50PEG_TX12 AD43

PEG_TX10 AD47

PEG_TX14 AE50PEG_TX13 AG39

PEG_TX15 AH43

PEG_TX3 N50

PEG_TX0 M45

PEG_TX4 R51

PEG_TX1 T38PEG_TX2 T46

PEG_TX5 U43

LVDSA_DATA#3C48

LVDSA_DATA3D47

3 OF 10

LVDSTV

VGA

P

C

I

_

E

X

P

R

E

S

S

G

R

A

P

H

I

C

S

U31C

CRESTLINE-GP-U-NF

3 OF 10

LVDSTV

VGA

P

C

I

_

E

X

P

R

E

S

S

G

R

A

P

H

I

C

S

U31C

CRESTLINE-GP-U-NF

1 2R90 150R2F-1-GPR90 150R2F-1-GP

B1

A2

GND3Y 4

VCC 5

U13

74LVC1G08GW-1-GPDY

U13

74LVC1G08GW-1-GPDY

1TP13TP13

1TP15TP15

1

2

C367SC2D

2U6D

3V3MX-1-G

P

C367SC2D

2U6D

3V3MX-1-G

P

1TP5TP5

1

2

R216

1KR2F-3-GP

R216

1KR2F-3-GP

1 TP108TP108

1

2

R2250R0402-PADR2250R0402-PAD

1

2

R12347R2J-2-GPR12347R2J-2-GP

1 2R87 150R2F-1-GPR87 150R2F-1-GP

1TP18TP18

1TP9TP9

1TP4TP4

1TP19TP19

1 2R91 150R2F-1-GPR91 150R2F-1-GP

1 TP21TP21

1TP20TP20

1

2

R100

20KR2J-L2-GP

R100

20KR2J-L2-GP

1TP33TP33

12R117

24D9R2F-L-GP

R117

24D9R2F-L-GP

1TP31TP31

1 2R92 150R2F-1-GPR92 150R2F-1-GP

1

2

R228392R2F-GPR228392R2F-GP

1TP26TP26

1TP12TP12

1TP8TP8

1 2R95 150R2F-1-GPR95 150R2F-1-GP

1TP3TP3

1 TP22TP22

1 2R93 150R2F-1-GPR93 150R2F-1-GP


M_A_BS#0

M_A_DQS#3

M_A_DQS#0

M_A_DQS#6

M_A_DQS#4

M_A_DQS#1M_A_DQS#2

M_A_DQS#5

M_A_DQS#7

M_A_A0

M_A_A6

M_A_A3

M_A_A5

M_A_A7

M_A_A1M_A_A2

M_A_A4

M_A_A10

M_A_A8

M_A_A13

M_A_A11

M_A_A9

M_A_A12

M_A_BS#1M_A_BS#2

M_B_DQS#0M_B_DQS#1M_B_DQS#2M_B_DQS#3M_B_DQS#4M_B_DQS#5M_B_DQS#6M_B_DQS#7

M_B_DQ0M_B_DQ1M_B_DQ2M_B_DQ3M_B_DQ4M_B_DQ5M_B_DQ6M_B_DQ7M_B_DQ8M_B_DQ9M_B_DQ10M_B_DQ11

M_B_DQ15

M_B_DQ13M_B_DQ12

M_B_DQ14

M_B_DQ16M_B_DQ17M_B_DQ18M_B_DQ19

M_B_DQ23

M_B_DQ21M_B_DQ20

M_B_DQ22

M_B_DQ28

M_B_DQ26

M_B_DQ29

M_B_DQ25

M_B_DQ31

M_B_DQ24

M_B_DQ27

M_B_DQ30

M_B_DQ32M_B_DQ33M_B_DQ34M_B_DQ35

M_B_DQ39

M_B_DQ37M_B_DQ36

M_B_DQ38

M_B_DQ44

M_B_DQ42

M_B_DQ45

M_B_DQ41

M_B_DQ47

M_B_DQ40

M_B_DQ43

M_B_DQ46

M_A_DM0

M_B_DQ48M_B_DQ49M_B_DQ50

M_A_DM1M_A_DM2M_A_DM3M_A_DM4M_A_DM5

M_B_DQ51

M_B_DQ55

M_B_DQ53M_B_DQ52

M_B_DQ54

M_B_DQ60

M_B_DQ58

M_B_DQ61

M_A_DM6M_A_DM7

M_B_DQ57

M_B_DQ63

M_B_DQ56

M_B_DQ59

M_B_DQ62

M_B_BS#0M_B_BS#1M_B_BS#2

M_A_DQ44

M_A_DQ36

M_A_DQ47

M_A_DQ40M_A_DQ39

M_A_DQ37

M_A_DQ35M_A_DQ34

M_A_DQ59

M_A_DQ54M_A_DQ53

M_A_DQ63

M_A_DQ60M_A_DQ61

M_A_DQ58

M_A_DQ51

M_A_DQ48

M_A_DQ57

M_A_DQ55

M_A_DQ49M_A_DQ50

M_A_DQ62

M_A_DQ52

M_A_DQ56

M_A_DQ0M_A_DQ1M_A_DQ2M_A_DQ3

M_A_DQ7

M_A_DQ5M_A_DQ4

M_A_DQ6

M_A_DQ12

M_A_DQ10

M_A_DQ13

M_A_DQ9M_A_DQ8

M_A_DQ11

M_A_DQ15M_A_DQ14

M_A_DQ27

M_A_DQ25

M_A_DQ20M_A_DQ19

M_A_DQ30

M_A_DQ18

M_A_DQ16

M_A_DQ28

M_A_DQ17

M_A_DQ26

M_A_DQ31

M_A_DQ29

M_A_DQ22M_A_DQ23M_A_DQ24

M_A_DQ21

M_A_DQ46

M_A_DQ42

M_A_DQ38

M_A_DQ32

M_A_DQ45

M_A_DQ33

M_A_DQ43

M_A_DQ41

M_B_DQS0M_B_DQS1M_B_DQS2M_B_DQS3M_B_DQS4M_B_DQS5M_B_DQS6M_B_DQS7

M_A_DQS5

M_A_DQS7

M_A_DQS2M_A_DQS3M_A_DQS4

M_A_DQS0M_A_DQS1

M_A_DQS6

M_B_RAS#

M_B_WE#

SB_RCVEN#

M_B_A12

M_B_A9

M_B_A11

M_B_A13

M_B_A8

M_B_A10

M_B_A0M_B_A1M_B_A2M_B_A3M_B_A4M_B_A5M_B_A6M_B_A7

M_A_RAS#

M_A_WE#

SA_RCVEN#

M_B_DM0M_B_DM1M_B_DM2M_B_DM3M_B_DM4M_B_DM5M_B_DM6M_B_DM7

M_B_CAS#M_A_CAS#

M_A_A14 M_B_A14

M_A_DM[7..0]

M_A_DQS[7..0]

M_A_DQS#[7..0]

M_A_A[14..0]

M_A_DQ[63..0]

M_B_DQ[63..0]

M_B_DM[7..0]

M_B_DQS[7..0]

M_B_DQS#[7..0]

M_B_A[14..0]

M_A_BS#0M_A_BS#1M_A_BS#2

M_B_BS#0M_B_BS#1M_B_BS#2

M_B_WE#

M_B_RAS#

M_A_WE#

M_A_RAS#

M_A_CAS# M_B_CAS#

M_A_DM[7..0]

M_A_DQS[7..0]

M_A_DQS#[7..0]

M_A_A[14..0]

M_A_DQ[63..0]

M_B_DQ[63..0]

M_B_DM[7..0]

M_B_DQS[7..0]

M_B_DQS#[7..0]

M_B_A[14..0]

Title




Custom


GMCH (3 of 5) MEMORY

ZZZ

Title




Custom



ZZZ

Title




Custom



ZZZ

Place Test PAD Near to Chipascould as possible

Place Test PAD Near to Chipas could as possible

1 TP17TP17

VSS AW24VSS AW29VSS AW32VSS AW5VSS AW7VSS AY10VSS AY24VSS AY37VSS AY42VSS AY43VSS AY45VSS AY47VSS AY50VSS B10VSS B20VSS B24VSS B29VSS B30VSS B35VSS B38VSS B43VSS B46VSS B5VSS B8VSS BA1VSS BA17VSS BA18VSS BA2VSS BA24VSS BB12VSS BB25VSS BB40VSS BB44VSS BB49VSS BB8VSS BC16VSS BC24VSS BC25VSS BC36VSS BC40VSS BC51VSS BD13VSS BD2VSS BD28VSS BD45VSS BD48VSS BD5VSS BE1VSS BE19VSS BE23VSS BE30VSS BE42VSS BE51VSS BE8VSS BF12VSS BF16VSS BF36VSS BG19VSS BG2VSS BG24VSS BG29VSS BG39VSS BG48VSS BG5VSS BG51VSS BH17VSS BH30VSS BH44VSS BH46VSS BH8VSS BJ11VSS BJ13VSS BJ38VSS BJ4VSS BJ42VSS BJ46VSS BK15VSS BK17VSS BK25VSS BK29VSS BK36VSS BK40VSS BK44VSS BK6VSS BK8VSS BL11VSS BL13VSS BL19VSS BL22VSS BL37VSS BL47VSS C12VSS C16VSS C19VSS C28VSS C29VSS C33VSS C36VSS C41

VSSA13VSSA15VSSA17VSSA24VSSAA21VSSAA24VSSAA29VSSAB20VSSAB23VSSAB26VSSAB28VSSAB31VSSAC10VSSAC13VSSAC3VSSAC39VSSAC43VSSAC47VSSAD1VSSAD21VSSAD26VSSAD29VSSAD3VSSAD41VSSAD45VSSAD49VSSAD5VSSAD50VSSAD8VSSAE10VSSAE14VSSAE6VSSAF20VSSAF23VSSAF24VSSAF31VSSAG2VSSAG38VSSAG43VSSAG47VSSAG50VSSAH3VSSAH40VSSAH41VSSAH7VSSAH9VSSAJ11VSSAJ13VSSAJ21VSSAJ24VSSAJ29VSSAJ32VSSAJ43VSSAJ45VSSAJ49VSSAK20VSSAK21VSSAK26VSSAK28VSSAK31VSSAK51VSSAL1VSSAM11VSSAM13VSSAM3VSSAM4VSSAM41VSSAM45VSSAN1VSSAN38VSSAN39VSSAN43VSSAN5VSSAN7VSSAP4VSSAP48VSSAP50VSSAR11VSSAR2VSSAR39VSSAR44VSSAR47VSSAR7VSSAT10VSSAT14VSSAT41VSSAT49VSSAU1VSSAU23VSSAU29VSSAU3VSSAU36VSSAU49VSSAU51VSSAV39VSSAV48VSSAW1VSSAW12VSSAW16

9 OF 10

VSS

U31I

CRESTLINE-GP-U-NF

9 OF 10

VSS

U31I

CRESTLINE-GP-U-NF

SB_DQ2AW50SB_DQ3AW51

SB_DQ1AR51SB_DQ0AP49

SB_DQ20BK47SB_DQ21BK49

SB_DQ19BL43

SB_DQ4AN51SB_DQ5AN50SB_DQ6AV50SB_DQ7AV49SB_DQ8BA50SB_DQ9BB50SB_DQ10BA49SB_DQ11BE50SB_DQ12BA51SB_DQ13AY49SB_DQ14BF50SB_DQ15BF49SB_DQ16BJ50SB_DQ17BJ44SB_DQ18BJ43

SB_DQ22BK43SB_DQ23BK42SB_DQ24BJ41SB_DQ25BL41SB_DQ26BJ37SB_DQ27BJ36SB_DQ28BK41SB_DQ29BJ40SB_DQ30BL35SB_DQ31BK37SB_DQ32BK13SB_DQ33BE11SB_DQ34BK11SB_DQ35BC11SB_DQ36BC13SB_DQ37BE12SB_DQ38BC12SB_DQ39BG12SB_DQ40BJ10SB_DQ41BL9SB_DQ42BK5SB_DQ43BL5SB_DQ44BK9SB_DQ45BK10SB_DQ46BJ8SB_DQ47BJ6SB_DQ48BF4SB_DQ49BH5SB_DQ50BG1SB_DQ51BC2SB_DQ52BK3SB_DQ53BE4SB_DQ54BD3SB_DQ55BJ2SB_DQ56BA3SB_DQ57BB3SB_DQ58AR1SB_DQ59AT3SB_DQ60AY2SB_DQ61AY3SB_DQ62AU2SB_DQ63AT2

SB_BS0 AY17SB_BS1 BG18SB_BS2 BG36

SB_CAS# BE17

SB_DM7 AW2

SB_DM0 AR50SB_DM1 BD49

SB_DM4 BH12

SB_DM6 BF3SB_DM5 BJ7

SB_DM2 BK45SB_DM3 BL39

SB_DQS0 AT50SB_DQS1 BD50SB_DQS2 BK46SB_DQS3 BK39SB_DQS4 BJ12SB_DQS5 BL7SB_DQS6 BE2SB_DQS7 AV2

SB_DQS#0 AU50SB_DQS#1 BC50SB_DQS#2 BL45SB_DQS#3 BK38SB_DQS#4 BK12SB_DQS#5 BK7SB_DQS#6 BF2SB_DQS#7 AV3

SB_MA11 BE37

SB_MA4 BF25

SB_MA13 BG13

SB_MA10 BG17

SB_MA2 BG25SB_MA1 BG28

SB_MA3 AW17

SB_MA8 AY28

SB_MA6 BA29

SB_MA12 BA39

SB_MA0 BC18

SB_MA7 BC28

SB_MA9 BD37

SB_MA5 BE25

SB_RAS# AV16SB_RCVEN# AY18

SB_WE# BC17

SB_MA14 BE24

D

D

R

S

Y

S

T

E

M

M

E

M

O

R

Y

B

5 OF 10U31E

CRESTLINE-GP-U-NF

D

D

R

S

Y

S

T

E

M

M

E

M

O

R

Y

B

5 OF 10U31E

CRESTLINE-GP-U-NF

SA_DQ1AW44

SA_DQ7AW47

SA_DQ4AR41

SA_DQ0AR43

SA_DQ5AR45SA_DQ6AT42

SA_DQS0 AT46

SA_DQS#0 AT47

SA_DQ3AY46

SA_DQS#4 BA16SA_DQS#3 BA37

SA_DQ2BA45

SA_DQS4 BB16

SA_DQS6 BB2

SA_DQS2 BB43

SA_DQS#6 BC1

SA_DQS3 BC37

SA_DQS#2 BC41SA_DQS#1 BD47

SA_DQS#5 BH7

SA_DQS1 BE48

SA_DQ9BF48

SA_DQS#7 AP2

SA_DQS7 AP3

SA_DQ8BB45

SA_DQ10BG47SA_DQ11BJ45SA_DQ12BB47SA_DQ13BG50SA_DQ14BH49

SA_DQS5 BH6

SA_DQ16AW43SA_DQ15BE45

SA_BS0 BB19SA_BS1 BK19SA_BS2 BF29

SA_CAS# BL17

SA_DM4 AW13SA_DM3 AW38

SA_DM0 AT45

SA_DM6 AY5

SA_DM2 BD42SA_DM1 BD44

SA_DM5 BG8

SA_DM7 AN6

SA_DQ17BE44SA_DQ18BG42SA_DQ19BE40SA_DQ20BF44SA_DQ21BH45SA_DQ22BG40SA_DQ23BF40SA_DQ24AR40SA_DQ25AW40SA_DQ26AT39SA_DQ27AW36SA_DQ28AW41SA_DQ29AY41SA_DQ30AV38SA_DQ31AT38SA_DQ32AV13SA_DQ33AT13SA_DQ34AW11SA_DQ35AV11SA_DQ36AU15SA_DQ37AT11SA_DQ38BA13SA_DQ39BA11SA_DQ40BE10SA_DQ41BD10SA_DQ42BD8SA_DQ43AY9SA_DQ44BG10SA_DQ45AW9SA_DQ46BD7SA_DQ47BB9SA_DQ48BB5SA_DQ49AY7SA_DQ50AT5SA_DQ51AT7SA_DQ52AY6SA_DQ53BB7SA_DQ54AR5SA_DQ55AR8SA_DQ56AR9SA_DQ57AN3SA_DQ58AM8SA_DQ59AN10SA_DQ60AT9SA_DQ61AN9SA_DQ62AM9SA_DQ63AN11

SA_MA3 BH28

SA_MA13 BJ16

SA_MA0 BJ19

SA_MA7 BJ25SA_MA6 BJ27

SA_MA12 BG30

SA_MA2 BK27

SA_MA5 BK28SA_MA4 BL24

SA_MA8 BL28SA_MA9 BA28

SA_MA10 BC19

SA_MA1 BD20

SA_MA11 BE28

SA_RAS# BE18SA_RCVEN# AY20

SA_WE# BA19

SA_MA14 BJ29

D

D

R

S

Y

S

T

E

M

M

E

M

O

R

R

Y

A

4 OF 10U31D

CRESTLINE-GP-U-NF

D

D

R

S

Y

S

T

E

M

M

E

M

O

R

R

Y

A

4 OF 10U31D

CRESTLINE-GP-U-NF

1 TP2TP2


SM_LF6_GMCHSM_LF7_GMCH

SM_LF1_GMCHSM_LF2_GMCHSM_LF3_GMCHSM_LF4_GMCHSM_LF5_GMCH

1D05V_S0

1D05V_S0

1D05V_S0

VCC_AXM_S3

1D8V_S3

1D05V_S0

1D05V_S0

1D05V_S0

1D05V_S0

VCC_AXM_S3

1D8V_S3

Title




Custom


GMCH (4 of 5) POWER1

ZZZ

Title




Custom



ZZZ

Title




Custom



ZZZ

FOR VCC CORE AND VCC NCTF

Place on the Edge

Coupling CAP308 mils from the Edge

FOR VCC SMPlace on the EdgePlace CAP where LVDS and DDR2 taps

VCC_AXG_NCTF + VCC_AXG=7700mA

1573mA

3138mA

VCC_AXM_NCTF + VCC_AXM=540mA

VCC_NCTF + VCC=1573mA

-1

-1

-1

-1

-1


1

2

C169

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

C169

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

VCCAT34VCCAT35

VCCAC31VCCAC32

VCCAF32

VCCAH28

VCCAH29VCCAH31VCCAH32

VCCAK32

VCCR30

VCCAJ28VCCAJ31

VCC_SMBE32VCC_SMBE33VCC_SMBE35

VCC_SMAU32VCC_SMAU33VCC_SMAU35VCC_SMAV33VCC_SMAW33VCC_SMAW35VCC_SMAY35VCC_SMBA32VCC_SMBA33VCC_SMBA35VCC_SMBB33VCC_SMBC32VCC_SMBC33VCC_SMBC35VCC_SMBD32VCC_SMBD35

VCC_SMBF33VCC_SMBF34VCC_SMBG32VCC_SMBG33VCC_SMBG35

VCC_SMBJ32VCC_SMBJ33VCC_SMBJ34

VCC_SMBH32VCC_SMBH34VCC_SMBH35

VCC_SMBK32VCC_SMBK33VCC_SMBK34VCC_SMBK35VCC_SMBL33VCC_SMAU30

VCC_AXGAA20VCC_AXGAA23VCC_AXGAA26VCC_AXGAA28

VCC_AXGAA31

VCC_AXGAB21VCC_AXGAB24VCC_AXGAB29VCC_AXGAC20VCC_AXGAC21VCC_AXGAC23VCC_AXGAC24VCC_AXGAC26VCC_AXGAC28VCC_AXGAC29VCC_AXGAD20VCC_AXGAD23VCC_AXGAD24VCC_AXGAD28

VCC_AXGAD31

VCC_AXGAF21VCC_AXGAF26

VCC_AXGAH20VCC_AXGAH21VCC_AXGAH23VCC_AXGAH24VCC_AXGAH26

VCC_AXGR20VCC_AXGT14VCC_AXGW13VCC_AXGW14VCC_AXGY12

VCC_AXGAJ20VCC_AXGAN14

VCC_AXG_NCTF AA16VCC_AXG_NCTF AA17VCC_AXG_NCTF AB16VCC_AXG_NCTF AB19VCC_AXG_NCTF AC16VCC_AXG_NCTF AC17VCC_AXG_NCTF AC19

VCC_SM_LF AW45VCC_SM_LF BC39VCC_SM_LF BE39VCC_SM_LF BD17VCC_SM_LF BD4VCC_SM_LF AW8VCC_SM_LF AT6

VCC_AXG_NCTF T17VCC_AXG_NCTF T18VCC_AXG_NCTF T19VCC_AXG_NCTF T21VCC_AXG_NCTF T22VCC_AXG_NCTF T23VCC_AXG_NCTF T25VCC_AXG_NCTF U15VCC_AXG_NCTF U16VCC_AXG_NCTF U17VCC_AXG_NCTF U19VCC_AXG_NCTF U20VCC_AXG_NCTF U21VCC_AXG_NCTF U23VCC_AXG_NCTF U26VCC_AXG_NCTF V16VCC_AXG_NCTF V17VCC_AXG_NCTF V19VCC_AXG_NCTF V20VCC_AXG_NCTF V21VCC_AXG_NCTF V23VCC_AXG_NCTF V24VCC_AXG_NCTF Y15VCC_AXG_NCTF Y16VCC_AXG_NCTF Y17VCC_AXG_NCTF Y19VCC_AXG_NCTF Y20VCC_AXG_NCTF Y21VCC_AXG_NCTF Y23VCC_AXG_NCTF Y24VCC_AXG_NCTF Y26VCC_AXG_NCTF Y28VCC_AXG_NCTF Y29

VCC_AXG_NCTF AD15VCC_AXG_NCTF AD16VCC_AXG_NCTF AD17VCC_AXG_NCTF AF16VCC_AXG_NCTF AF19VCC_AXG_NCTF AH15VCC_AXG_NCTF AH16VCC_AXG_NCTF AH17VCC_AXG_NCTF AH19VCC_AXG_NCTF AJ16VCC_AXG_NCTF AJ17VCC_AXG_NCTF AJ19VCC_AXG_NCTF AK16VCC_AXG_NCTF AK19VCC_AXG_NCTF AL16VCC_AXG_NCTF AL17VCC_AXG_NCTF AL19VCC_AXG_NCTF AL20VCC_AXG_NCTF AL21VCC_AXG_NCTF AL23VCC_AXG_NCTF AM15VCC_AXG_NCTF AM16VCC_AXG_NCTF AM19VCC_AXG_NCTF AM20VCC_AXG_NCTF AM21VCC_AXG_NCTF AM23VCC_AXG_NCTF AP15VCC_AXG_NCTF AP16VCC_AXG_NCTF AP17VCC_AXG_NCTF AP19VCC_AXG_NCTF AP20VCC_AXG_NCTF AP21VCC_AXG_NCTF AP23VCC_AXG_NCTF AP24VCC_AXG_NCTF AR20VCC_AXG_NCTF AR21VCC_AXG_NCTF AR23VCC_AXG_NCTF AR24

VCC_AXG_NCTF V26VCC_AXG_NCTF V28VCC_AXG_NCTF V29VCC_AXG_NCTF Y31

VCC_AXG_NCTF AR26

6 OF 10

POWERV

C

C

C

O

R

E

V

C

C

S

M

V

C

C

G

F

X

N

C

T

F

V

C

C

G

F

X

V

C

C

S

M

L

F

U31F

CRESTLINE-GP-U-NF

6 OF 10

POWERV

C

C

C

O

R

E

V

C

C

S

M

V

C

C

G

F

X

N

C

T

F

V

C

C

G

F

X

V

C

C

S

M

L

F

U31F

CRESTLINE-GP-U-NF


1 TP103TP103


1 TP104TP104

1 2TC3 ST220U2VDM-5-GP

DYTC3 ST220U2VDM-5-GP

DY




1

2

C82SCD

1U10V2KX-5G

P

C82SCD

1U10V2KX-5G

P

VCC_NCTFAK33VCC_NCTFAK35VCC_NCTFAK36VCC_NCTFAK37

VCC_NCTFAL33VCC_NCTFAL35

VCC_NCTFAJ33VCC_NCTFAJ35

VCC_NCTFAJ36VCC_NCTFAM35

VCC_NCTFT30VCC_NCTFT34VCC_NCTFT35VCC_NCTFU29

VCC_NCTFAP35VCC_NCTFAP36VCC_NCTFAR35VCC_NCTFAR36VCC_NCTFY32VCC_NCTFY33VCC_NCTFY35VCC_NCTFY36VCC_NCTFY37

VCC_NCTFAA33VCC_NCTFAA35VCC_NCTFAA36

VCC_NCTFAD33

VCC_NCTFAF36

VCC_NCTFAB33VCC_NCTFAB36VCC_NCTFAB37VCC_NCTFAC33VCC_NCTFAC35VCC_NCTFAC36VCC_NCTFAD35VCC_NCTFAD36VCC_NCTFAF33

VCC_NCTFAH33VCC_NCTFAH35VCC_NCTFAH36VCC_NCTFAH37

VCC_NCTFU31VCC_NCTFU32VCC_NCTFU33VCC_NCTFU35VCC_NCTFU36VCC_NCTFV32VCC_NCTFV33VCC_NCTFV36VCC_NCTFV37

VCC_AXM_NCTFAL24VCC_AXM_NCTFAL26VCC_AXM_NCTFAL28VCC_AXM_NCTFAM26VCC_AXM_NCTFAM28VCC_AXM_NCTFAM29VCC_AXM_NCTFAM31VCC_AXM_NCTFAM32VCC_AXM_NCTFAM33VCC_AXM_NCTFAP29VCC_AXM_NCTFAP31VCC_AXM_NCTFAP32VCC_AXM_NCTFAP33VCC_AXM_NCTFAL29VCC_AXM_NCTFAL31VCC_AXM_NCTFAL32VCC_AXM_NCTFAR31VCC_AXM_NCTFAR32VCC_AXM_NCTFAR33

VSS_NCTF T27VSS_NCTF T37VSS_NCTF U24VSS_NCTF U28VSS_NCTF V31VSS_NCTF V35VSS_NCTF AA19VSS_NCTF AB17VSS_NCTF AB35VSS_NCTF AD19VSS_NCTF AD37VSS_NCTF AF17VSS_NCTF AF35

VSS_NCTF AM17VSS_NCTF AK17

VSS_NCTF AM24VSS_NCTF AP26VSS_NCTF AP28VSS_NCTF AR15VSS_NCTF AR19VSS_NCTF AR28

VSS_SCB A3VSS_SCB B2VSS_SCB C1VSS_SCB BL1VSS_SCB BL51VSS_SCB A51

VCC_AXM AT31VCC_AXM AT33

VCC_AXM AK29

VCC_AXM AJ23VCC_AXM AJ26VCC_AXM AK23VCC_AXM AK24

7 OF 10

POWER

V

C

C

N

C

T

F

V

S

S

N

C

T

F

V

S

S

S

C

B

V

S

S

A

X

M

V

S

S

A

X

M

N

C

T

F

U31G

CRESTLINE-GP-U-NF

7 OF 10

POWER

V

C

C

N

C

T

F

V

S

S

N

C

T

F

V

S

S

S

C

B

V

S

S

A

X

M

V

S

S

A

X

M

N

C

T

F

U31G

CRESTLINE-GP-U-NF

1

2

C107SCD

1U10V2KX-5G

P

C107SCD

1U10V2KX-5G

P

1 2G9G9

1

2

C83SCD

1U10V2KX-5G

P

C83SCD

1U10V2KX-5G

P


1 TP102TP102

VSSC46VSSC50VSSC7VSSD13VSSD24VSSD3VSSD32VSSD39VSSD45VSSD49VSSE10VSSE16VSSE24VSSE28VSSE32VSSE47VSSF19VSSF36VSSF4VSSF40VSSF50VSSG1VSSG13VSSG16VSSG19VSSG24VSSG28VSSG29VSSG33VSSG42VSSG45VSSG48VSSG8VSSH24VSSH28VSSH4VSSH45VSSJ11VSSJ16VSSJ2VSSJ24VSSJ28VSSJ33VSSJ35VSSJ39VSSK12VSSK47VSSK8VSSL1VSSL17VSSL20VSSL24VSSL28VSSL3VSSL33VSSL49VSSM28VSSM42VSSM46VSSM49VSSM5VSSM50VSSM9VSSN11VSSN14VSSN17VSSN29VSSN32VSSN36VSSN39VSSN44VSSN49VSSN7VSSP19VSSP2VSSP23VSSP3VSSP50VSSR49VSST39VSST43VSST47VSSU41VSSU45VSSU50VSSV2VSSV3

VSS W11VSS W39VSS W43VSS W47VSS W5VSS W7VSS Y13VSS Y2VSS Y41VSS Y45VSS Y49VSS Y5VSS Y50VSS Y11VSS P29VSS T29VSS T31VSS T33VSS R28

VSS AB32VSS AD32VSS AF28VSS AF29VSS AT27VSS AV25VSS H50

VSS AA32

10 OF 10

VSS

U31J

CRESTLINE-GP-U-NF

10 OF 10

VSS

U31J

CRESTLINE-GP-U-NF

1

2

C124SCD

1U10V2KX-5G

P

C124SCD

1U10V2KX-5G

P



DY

1 TP110TP110

1 2C206 SC10U6D3V5KX-1GP

DYC206 SC10U6D3V5KX-1GP

DY



1

2

C109SCD

22U10V2KX-1G

PC109SC

D22U

10V2KX-1GP



DY

1

2

C114

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

C114

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

1 2C152 SC10U6D3V5KX-1GPC152 SC10U6D3V5KX-1GP

1 TP105TP105



DY

1

2

C143SCD

1U10V2KX-5G

P

DYC143SC

D1U

10V2KX-5GP

DY

1 2TC1 ST220U2VDM-5-GP

DYTC1 ST220U2VDM-5-GP

DY




1

2

C80SCD

22U10V2KX-1G

P

C80SCD

22U10V2KX-1G

P



1

2

C190

SC1U

6D3V2KX-G

P

C190

SC1U

6D3V2KX-G

P

1 TP109TP109

1

2

C181

SC1U

6D3V2KX-G

P

C181

SC1U

6D3V2KX-G

P

1

2

C122SCD

1U10V2KX-5G

P

C122SCD

1U10V2KX-5G

P




1

2

C182SCD

47U10V3ZY-G

P

C182SCD

47U10V3ZY-G

P


1

2

C357SC4D

7U6D

3V3KX-GP

DYC357SC

4D7U

6D3V3KX-G

P

DY


M_VCCA_HPLL

M_VCCA_MPLL

M_VCCA_DPLLA

M_VCCA_DPLLB

M_VCCA_DAC_BG

1D25V_RUN_PEGPLL

1D5VRUN_TVDAC

3D3VTVDAC

VCCD_CRT

1D25V_RUN_PEGPLL

1D8V_SUS_SM_CK1

1D8V_SUS_SM_CK

1D25V_SUS_AXD

VTTLF1VTTLF2VTTLF3

1D05V_HV_S0

3D3V_HV_S0

M_VCCA_DPLLA

M_VCCA_MPLL

M_VCCA_HPLL

1D25V_RUN_PEGPLL

1D5VRUN_QDAC

3D3V_CRTDAC_S0

1D8V_TXLVDS_S3

M_VCCA_DPLLB

1D25V_RUN_PEGPLL_R

M_VCCA_MPLL_R

1D25V_SUS_MCH_PLL2

1D8V_SUS_DLVDS1D8V_SUS_DLVDS

3D3V_HV_S0

3D3V_SYNC_S0

3D3V_RUN_PEG_BG

1D8V_TXLVDS_S3

1D05V_S0

1D25V_S0

3D3V_S0

3D3V_S0

3D3V_S0

1D25V_S0

1D25V_S0

1D25V_S0

1D05V_S0

3D3V_S0

1D8V_S3

1D25V_S0

1D25V_S0

1D25V_S0

1D25V_S0

1D5V_S0

1D5V_S0

3D3V_S0

1D05V_S0

1D05V_S0

1D8V_S3

3D3V_S0

1D8V_S3

1D25V_S0

1D25V_S0

Title




A3



ZZZ

Title




A3



ZZZ

Title




A3



ZZZ

Place on the edge

120ohm 100MHz

120ohm 100MHz

220ohm 100MHz

180ohm 100MHz

850mA

1200mA

250mA

80mA

10mA

60mA

100mA

60mA

120mA

5mA

5mA

150mA

80mA

80mA

50mA

150mA

100mA

250mA

180ohm 100MHz

110mA

400uA

-1

-1

-1

-1

1 2R122

0R0603-PAD

R122

0R0603-PAD

1

2

C393

SCD1U10V2KX-5GP

DY

C393

SCD1U10V2KX-5GP

DY

1

2


1 2

R129

10R3J-3-GP

R129

10R3J-3-GP

1

2

C397SC10U6D3V5KX-1GPC397SC10U6D3V5KX-1GP

1 2L19

BLM18BB221SN1D-GP

L19

BLM18BB221SN1D-GP

1

2

C394

SCD1U10V2KX-5GP

C394

SCD1U10V2KX-5GP

1

2


1

2

C384SC10U6D3V5KX-1GP


KAD8

SS0530-GP

D8

SS0530-GP

1

2

C351SCD

1U10V2KX-5G

P

C351SCD

1U10V2KX-5G

P

1

2

C361

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

C361

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

1

2

C346

SC22U6D3V5MX-2GP

C346

SC22U6D3V5MX-2GP

1 2R224

0R0603-PAD

R224

0R0603-PAD

1 2G13G13

1 2L14

BLM18AG121SN-1GP

L14

BLM18AG121SN-1GP

1

2

C374SCD1U10V2KX-5GP

C374SCD1U10V2KX-5GP

1 2R219

0R0402-PAD

R219

0R0402-PAD

1

2

TC2

ST100U4VBM-L-GP

TC2

ST100U4VBM-L-GP

1

2

C343

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

C343

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

1

2

C349

SCD1U10V2KX-5GP

C349

SCD1U10V2KX-5GP

1

2

R2271R3F-GP

R2271R3F-GP

1

2


1

2


1

2

C196

SCD1U10V2KX-5GP

C196

SCD1U10V2KX-5GP

1

2

C345SC4D

7U6D

3V3KX-GP

C345SC4D

7U6D

3V3KX-GP

1

2

C165

SCD1U10V2KX-5GP

C165

SCD1U10V2KX-5GP

1 2L16

BLM18PG181SN-3GP

L16

BLM18PG181SN-3GP

1

2


1

2


1

2


1

2

C383

SCD1U10V2KX-5GP

C383

SCD1U10V2KX-5GP

1

2

R204

D51R3F-2-GP

R204

D51R3F-2-GP

1

2


1 2L15

BLM18AG121SN-1GP

L15

BLM18AG121SN-1GP

1

2

C133

SC1U6D3V2KX-GP

C133

SC1U6D3V2KX-GP

1 2G66G66

1

2

C95SC4D

7U6D

3V3KX-GP

C95SC4D

7U6D

3V3KX-GP

1 2G61G61

1

2

C177SCD

1U10V2KX-5G

P

C177SCD

1U10V2KX-5G

P

1

2

C353SCD

1U10V2KX-5G

P

C353SCD

1U10V2KX-5G

P

1

2


1 2G10G10

1 2R121

0R0603-PAD

R121

0R0603-PAD

1

2

C118SCD

1U10V2KX-5G

P

C118SCD

1U10V2KX-5G

P

1

2

C146

SC1U

6D3V2KX-G

P

C146

SC1U

6D3V2KX-G

P

1

2

C126SC2D

2U6D

3V3MX-1-G

P

C126SC2D

2U6D

3V3MX-1-G

P

1

2

C366SC1U6D3V2KX-GPC366SC1U6D3V2KX-GP

1

2

C365

SCD1U10V2KX-5GP

C365

SCD1U10V2KX-5GP12

C369SC2D2U6D3V3MX-1-GP

C369SC2D2U6D3V3MX-1-GP

1 2G63G63

1

2

C184SC1KP50V2KX-1GP

C184SC1KP50V2KX-1GP

1

2


1

2

C180

SCD1U10V2KX-5GP

C180

SCD1U10V2KX-5GP

1 2R223

0R0603-PAD

R223

0R0603-PAD

1

2

C73

SC10U6D3V5KX-1GP

C73

SC10U6D3V5KX-1GP

1

2

C147

SC1U6D3V2KX-GP

C147

SC1U6D3V2KX-GP

1

2

C398

SC10U6D3V5KX-1GP

C398

SC10U6D3V5KX-1GP

1

2

C348

SCD1U10V2KX-5GP

C348

SCD1U10V2KX-5GP

1 2R214

0R0603-PAD

R214

0R0603-PAD

1

2

C342

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

DYC342

S

C

1

0

U

6

D

3

V

5

K

X

-

1

G

P

DY

1

2

R215

1R3F-GP

R215

1R3F-GP

1

2

C347SCD

1U10V2KX-5G

P

C347SCD

1U10V2KX-5G

P

1

2

C389

SCD1U10V2KX-5GP

C389

SCD1U10V2KX-5GP

1 2R98

0R0402-PAD

R98

0R0402-PAD

1

2



1

2


1

2


1

2

C350

SCD1U10V2KX-5GP

C350

SCD1U10V2KX-5GP

1

2

C392

SCD1U10V2KX-5GP

DY

C392

SCD1U10V2KX-5GP

DY

1

2

C112

SC1U

6D3V2KX-G

P

C112

SC1U

6D3V2KX-G

P

1 2G8G8

VCC_SYNCJ32

VCCA_CRT_DACA33VCCA_CRT_DACB33

VCCA_DAC_BGA30

VSSA_DAC_BGB32

VCCA_DPLLAB49

VCCA_SMAW18

VCCA_LVDSA41

VCCA_DPLLBH49

VCCA_PEG_BGK50

VCCA_HPLLAL2

VCCA_MPLLAM2

VCCA_PEG_PLLU51

VSSA_LVDSB41

VSSA_PEG_BGK49

VCCA_SMAU19VCCA_SMAV19

VCCA_TVC_DACA28

VCCA_TVA_DACB25

VCCA_TVB_DACB27VCCA_TVC_DACB28

VCCA_SMAT17VCCA_SMAT18VCCA_SMAT19VCCA_SMAT21VCCA_SMAT22

VCCA_TVA_DACC25

VCCA_TVB_DACC27

VCCA_SM_CKBB29VCCA_SM_CKBC29

VCCA_SM_NCTFAR16VCCA_SM_NCTFAR17

VCCA_SMAU18VCCA_SMAU17

VCCD_CRTM32VCCD_TVDACL29

VCCD_QDACN28

VCCD_HPLLAN2

VCCD_PEG_PLLU48

VCCD_LVDSJ41VCCD_LVDSH42

VTT R1VTT R2VTT R3

VTT T10VTT T11VTT T13

VTT T2VTT T3VTT T5VTT T6VTT T7VTT T9

VTT U1

VTT U11VTT U12VTT U13

VTT U2VTT U3VTT U5VTT U7VTT U8VTT U9

VCC_AXD AU24VCC_AXD AU28VCC_AXD AT23

VCC_AXD AT25VCC_AXD AT29

VCC_AXD AT30

VCC_AXD_NCTF AR29

VCC_AXF A21VCC_AXF B21VCC_AXF B23

VCC_DMI AJ50

VCC_SM_CK BJ23VCC_SM_CK BJ24VCC_SM_CK BK23VCC_SM_CK BK24

VCC_TX_LVDS A43

VCC_HV C40VCC_HV B40

VCC_PEG V49VCC_PEG V50

VCC_PEG W50VCC_PEG W51

VCC_PEG AD51

VCC_RXR_DMI AH50VCC_RXR_DMI AH51

VTTLF A7

VTTLF AH1VTTLF F2

8 OF 10

L

V

D

S

T

V

/

C

R

T

V

T

T

L

F

D

M

I

P

E

G

H

V

T

V

A

C

K

A

S

M

S

M

C

K

A

X

F

A

P

E

G

A

X

D

A

L

V

D

S

P

L

L

C

R

T

V

T

T

POWER

U31H

CRESTLINE-GP-U-NF

8 OF 10

L

V

D

S

T

V

/

C

R

T

V

T

T

L

F

D

M

I

P

E

G

H

V

T

V

A

C

K

A

S

M

S

M

C

K

A

X

F

A

P

E

G

A

X

D

A

L

V

D

S

P

L

L

C

R

T

V

T

T

POWER

U31H

CRESTLINE-GP-U-NF

1

2

C344SC4D

7U6D

3V3KX-GP

DYC344SC

4D7U

6D3V3KX-G

P

DY

1 2L17

BLM18PG181SN-3GP

L17

BLM18PG181SN-3GP

1

2

C192

SCD1U10V2KX-5GP

C192

SCD1U10V2KX-5GP

1 2R226

0R0402-PAD

R226

0R0402-PAD

1

2


1

2


1

2



AA

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

SMBCLK_ICHSMBDAT_ICH

M_CLK_DDR2M_CLK_DDR#2


DIMM1_SA0DIMM1_SA1

DIMM1_SA1DIMM1_SA0




DIMM0_SA1DIMM0_SA0

M_A_A1M_A_A0

M_A_A2M_A_A3M_A_A4M_A_A5M_A_A6M_A_A7M_A_A8M_A_A9M_A_A10M_A_A11M_A_A12M_A_A13M_A_A14

M_A_DQ1M_A_DQ2

M_A_DQ0

M_A_DQ3

M_A_DQ5

M_A_DQ7M_A_DQ6

M_A_DQ8M_A_DQ9

M_A_DQ11M_A_DQ10


M_A_DQ12

M_A_DQ16M_A_DQ17

M_A_DQ19M_A_DQ18


M_A_DQ20

M_A_DQ24

M_A_DQ4

M_A_DQ60

M_A_DQ49

M_A_DQ58

M_A_DQ51M_A_DQ50

M_A_DQ53M_A_DQ54

M_A_DQ62M_A_DQ61

M_A_DQ63

M_A_DQ28

M_A_DQ31M_A_DQ30

M_A_DQ27

M_A_DQ25

M_A_DQ29

M_A_DQ26

M_A_DQ32M_A_DQ33

M_A_DQ35M_A_DQ34


M_A_DQ36

M_A_DQ44

M_A_DQ47M_A_DQ46

M_A_DQ43

M_A_DQ41M_A_DQ40

M_A_DQ42

M_A_DQ45

M_A_DQ55

M_A_DQ57

M_A_DQ59

M_A_DQ48

M_A_DQ52

M_A_DQ56

M_A_DQS2M_A_DQS1

M_A_DQS3

M_A_DQS7

M_A_DQS0

M_A_DQS4M_A_DQS5M_A_DQS6

M_A_DQS#2M_A_DQS#3

M_A_DQS#5M_A_DQS#6M_A_DQS#7

M_A_DQS#1M_A_DQS#0

M_A_DQS#4

M_A_DM7

M_A_DM5

M_A_DM2M_A_DM3

M_A_DM0

M_A_DM4

M_A_DM6

M_A_DM1

M_B_A10

M_B_A7

M_B_A1

M_B_A8

M_B_A5

M_B_A2

M_B_A11

M_B_A6

M_B_A3

M_B_A12

M_B_A9

M_B_A4

M_B_A13

M_B_A0

M_B_A14

M_B_DQ8

M_B_DQ3

M_B_DQ10

M_B_DQ7

M_B_DQ1M_B_DQ0

M_B_DQ9

M_B_DQ4

M_B_DQ6

M_B_DQ2

M_B_DQ11

M_B_DQ5

M_B_DQ19

M_B_DQ14

M_B_DQ30

M_B_DQ22

M_B_DQ16

M_B_DQ28

M_B_DQ18

M_B_DQ27

M_B_DQ15

M_B_DQ23

M_B_DQ17

M_B_DQ31

M_B_DQ13

M_B_DQ21

M_B_DQ12

M_B_DQ20

M_B_DQ24

M_B_DQ32

M_B_DQ26

M_B_DQ33M_B_DQ34

M_B_DQ25

M_B_DQ29

M_B_DQ35

M_B_DQ46

M_B_DQ38

M_B_DQ44M_B_DQ43

M_B_DQ39

M_B_DQ47

M_B_DQ37

M_B_DQ53

M_B_DQ45

M_B_DQ52M_B_DQ51

M_B_DQ36

M_B_DQ40

M_B_DQ62

M_B_DQ54

M_B_DQ48

M_B_DQ60

M_B_DQ50

M_B_DQ59

M_B_DQ42

M_B_DQ55

M_B_DQ49

M_B_DQ41

M_B_DQ57

M_B_DQ63

M_B_DQ61

M_B_DQ56

M_B_DQ58

M_B_DQS#4

M_B_DQS#2

M_B_DQS#7

M_B_DQS#3

M_B_DQS#6

M_B_DQS#0

M_B_DQS#5

M_B_DQS#1

M_B_DQS0

M_B_DQS7

M_B_DQS1

M_B_DQS5M_B_DQS4

M_B_DQS2

M_B_DQS6

M_B_DQS3

M_B_DM0M_B_DM1

M_B_DM7M_B_DM6M_B_DM5M_B_DM4M_B_DM3M_B_DM2

M_CLK_DDR#0

M_CLK_DDR0

M_CLK_DDR#1

M_CLK_DDR1

M_CLK_DDR#2

M_CLK_DDR2

M_CLK_DDR#3

M_CLK_DDR3

1D8V_S3

DDR_VREF_S3

1D8V_S3

3D3V_S0

DDR_VREF_S3

3D3V_S0

3D3V_S0

1D8V_S3

DDR_VREF_S3

M_B_WE#M_B_RAS#

M_B_CAS#

M_CKE2

M_CS#3M_CS#2



M_ODT2M_ODT3

M_CKE3


M_A_CAS#M_A_WE#M_A_RAS#

M_CKE0

M_CS#1M_CS#0

M_CKE1


M_ODT1M_ODT0


M_A_DQS[7..0]

M_A_DQS#[7..0]

M_A_DM[7..0]

M_A_A[14..0]

M_A_DQ[63..0]

M_A_BS#2

M_A_BS#0M_A_BS#1

M_B_BS#2

M_B_BS#0M_B_BS#1

M_B_A[14..0]

M_B_DQ[63..0]

M_B_DQS[7..0]

M_B_DQS#[7..0]

M_B_DM[7..0]

Title




C


DDR2_SOCKET

ZZZ

Title




C


DDR2_SOCKET

ZZZ

Title




C


DDR2_SOCKET

ZZZ

DDR_VREF

LAYOUT: Locate close to DIMM

26

22

34

36

1

2

199

24

200

Reverse Connector

177

179

181183

185

187

195

199

113

115

117

119

121

123

131

135

139

141

143

147

149

151

153

155

167

169

171

173

175

49

51

53

5557

59

189

191

193

67

197

71

C

O

N

_

S

O

D

I

M

M

2

0

0

_

R

V

S

_

V

1

75

77

79

83

85

87

89

91

103

105

107

109111

146

148

150

152

154

156

125

127129

164

133

168

137

172

174

176

145

180

182184

186

188

157

159

161

163165

200

41

43

45

47

82

84

86

88

90

92

61

63

65

100

69

104

73

108110

112

81

116

118

120

122

124

93

95

97

99

101

136

138

140

142

144

10

1214

16

18

20

158

160

162

28

166

40

170

44

46

48

178

52

5456

58

60

190

192

194

196

198

70

7274

76

78

80

37

39

2

4

6

8

94

96

98

102

15

106

19

21

23

114

27

2931

33

35

126

128130

132

134

17

3032

42

25

50

38

1

3

5

7

9

11

13

62

64

66

68

DIMM1DIMM0

26

22

34

36

1

2

199

24

200

Reverse Connector

177

179

181183

185

187

195

199

113

115

117

119

121

123

131

135

139

141

143

147

149

151

153

155

167

169

171

173

175

49

51

53

5557

59

189

191

193

67

197

71

C

O

N

_

S

O

D

I

M

M

2

0

0

_

R

V

S

_

V

1

75

77

79

83

85

87

89

91

103

105

107

109111

146

148

150

152

154

156

125

127129

164

133

168

137

172

174

176

145

180

182184

186

188

157

159

161

163165

200

41

43

45

47

82

84

86

88

90

92

61

63

65

100

69

104

73

108110

112

81

116

118

120

122

124

93

95

97

99

101

136

138

140

142

144

10

1214

16

18

20

158

160

162

28

166

40

170

44

46

48

178

52

5456

58

60

190

192

194

196

198

70

7274

76

78

80

37

39

2

4

6

8

94

96

98

102

15

106

19

21

23

114

27

2931

33

35

126

128130

132

134

17

3032

42

25

50

38

1

3

5

7

9

11

13

62

64

66

68

DIMM0 DIMM1

Height = 5.2mm Height = 9.2mm

R

e

v

e

r

s

e

T

y

p

e

H

e

i

g

h

t

=

9

.

2

m

m

R

e

v

e

r

s

e

T

y

p

e

H

e

i

g

h

t

=

5

.

2

m

m

BOM USE 62.10017.B51

Place close DIMM0

Place close DIMM1

A0102A1101A2100A399A498A597A694A792A893A991A10/AP105A1190A1289A13116A1486A1584A16/BA285

BA0107BA1106

DQ05DQ17DQ217DQ319DQ44DQ56DQ614DQ716DQ823DQ925DQ1035DQ1137DQ1220DQ1322DQ1436DQ1538DQ1643DQ1745DQ1855DQ1957DQ2044DQ2146DQ2256DQ2358DQ2461DQ2563DQ2673DQ2775DQ2862DQ2964DQ3074DQ3176DQ32123DQ33125DQ34135DQ35137DQ36124DQ37126DQ38134DQ39136DQ40141DQ41143DQ42151DQ43153DQ44140DQ45142DQ46152DQ47154DQ48157DQ49159DQ50173DQ51175DQ52158DQ53160DQ54174DQ55176DQ56179DQ57181DQ58189DQ59191DQ60180DQ61182DQ62192DQ63194

DQS0#11DQS1#29DQS2#49DQS3#68DQS4#129DQS5#146DQS6#167DQS7#186

DQS013DQS131DQS251DQS370DQS4131DQS5148DQS6169DQS7188

OTD0114OTD1119

VREF1VSS2

GND202

RAS# 108WE# 109

CAS# 113

CS0# 110CS1# 115

CKE0 79CKE1 80

CK0 30CK0# 32

CK1 164CK1# 166

DM0 10DM1 26DM2 52DM3 67DM4 130DM5 147DM6 170DM7 185

SDA 195SCL 197

VDDSPD 199

SA0 198SA1 200

NC#50 50NC#69 69NC#83 83

NC#120 120NC#163/TEST 163

VDD 81VDD 82VDD 87VDD 88VDD 95VDD 96VDD 103VDD 104VDD 111VDD 112VDD 117VDD 118

VSS 3VSS 8VSS 9VSS 12VSS 15VSS 18VSS 21VSS 24VSS 27VSS 28VSS 33VSS 34VSS 39VSS 40VSS 41VSS 42VSS 47VSS 48VSS 53VSS 54VSS 59VSS 60VSS 65VSS 66VSS 71VSS 72VSS 77VSS 78VSS 121VSS 122VSS 127VSS 128VSS 132VSS 133VSS 138VSS 139VSS 144VSS 145VSS 149VSS 150VSS 155VSS 156VSS 161VSS 162VSS 165VSS 168VSS 171VSS 172VSS 177VSS 178VSS 183VSS 184VSS 187VSS 190VSS 193VSS 196

GND 201

MH1MH1 MH2 MH2

U29

DDR2-200P-23-GP-U1

62.10017.A71

U29

DDR2-200P-23-GP-U1

62.10017.A71

1

2


1

2


1

2

C53SCD1U16V2ZY-2GP

C53SCD1U16V2ZY-2GP

1

K3TPAD79K3TPAD79

A0102A1101A2100A399A498A597A694A792A893A991A10/AP105A1190A1289A13116A1486A1584A16/BA285

/RAS 108/WE 109

/CAS 113

/CS0 110/CS1 115

CKE0 79CKE1 80

CK0 30/CK0 32

CK1 164/CK1 166

DM0 10DM1 26DM2 52DM3 67DM4 130DM5 147DM6 170DM7 185

SDA 195SCL 197

VDDSPD 199

SA0 198SA1 200

NC#50 50NC#69 69NC#83 83

NC#120 120NC#163/TEST 163

VDD 81VDD 82

Fujitsu Siemens AMILO Schematic Diagram

Documents

Transcript of Fujitsu Siemens AMILO Schematic Diagram