FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir...
-
Upload
amber-bell -
Category
Documents
-
view
219 -
download
0
Transcript of FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir...
![Page 1: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/1.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
FPGA Based System Design
Tahir Muhammad
Spring 2013
Lecture 1
![Page 2: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/2.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Course Organization
Course material: All the course material can be found at the course webpage http://web.uettaxila.edu.pk/CMS/SP2013/ectFPBbs/index.asp Instructor:
Tahir MuhammadOffice: ASIC Lab, UET TaxilaEmail: [email protected] Hours: Wednesday
![Page 3: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/3.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Course Objectives
After taking this course, you will:
– Learn how to design digital circuits with HDL– Have an understanding
» VLSI: Fabrication, circuits, interconnects» FPGA based design techniques» FPGA fabrics» FPGA optimization for size, speed, and power consumption» Verilog HDL» The structure of large digital circuits» Large scale platform and multi-FPGA systems
– Understand some of the important ideas for designing more complex systems.
![Page 4: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/4.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Course Organization
Lectures– Wednesday 5-7
Labs– Wednesday 1-3
Textbook– FPGA-Based System Design by Wayne Wolf
We will mark which section in the book corresponds to the material covered in each lecture
Lecture notes are often enough to do the homeworks and the exams, but reading the book is highly recommended
![Page 5: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/5.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Course Outline
Chapter 1: FPGA Based Systems Chapter 2: VLSI Technology Chapter 3: FPGA Fabrics Chapter 4: Combinational Logic Chapter 5: Sequential Machines Chapter 6: Architectures Chapter 7: Large Scale Systems
![Page 6: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/6.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Overview
Why VLSI? Moore’s Law. Why FPGAs? The VLSI and system design process.
![Page 7: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/7.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Why VLSI?
Integration improves the design:– lower parasitics = higher speed;– lower power;– physically smaller.
Integration reduces manufacturing cost-(almost) no manual assembly.
![Page 8: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/8.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
VLSI and you
Microprocessors:– personal computers;– microcontrollers.
DRAM/SRAM/flash. Audio/video and other consumer systems. Telecommunications.
![Page 9: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/9.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Moore’s Law
Gordon Moore: co-founder of Intel. Predicted that number of transistors per chip
would grow exponentially (double every 18 months).
Exponential improvement in technology is a natural trend: steam engines, dynamos, automobiles.
![Page 10: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/10.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Moore’s Law plot
![Page 11: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/11.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
The cost of fabrication
Current cost: $2-3 billion. Typical fab line occupies about 1 city
block, employs a few hundred people. New fabrication processes require 6-8
month turnaround. Most profitable period is first 18 months-2
years.
![Page 12: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/12.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Cost factors in ICs
For large-volume ICs:– packaging is largest cost;– testing is second-largest cost.
For low-volume ICs, design costs may swamp all manufacturing costs.– $10 million-$20 million.
![Page 13: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/13.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Mask cost vs. line width
0100,000200,000300,000400,000500,000600,000700,000800,000900,000
1,000,000
.25 micron .18 micron .13 micron .09 micron
mask cost ($)
![Page 14: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/14.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Field-programmable gate arrays
FPGAs are programmable logic devices:– Logic elements + interconnect.– Provide multi-level logic.
LE
LE
LE
Interconnectnetwork
LE
LE
LE
![Page 15: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/15.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
FPGAs and VLSI
FPGAs are standard parts:– Pre-manufactured.– Don’t worry (much) about physical design.
Custom silicon:– Tailored to your application.– Generally lower power consumption.
![Page 16: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/16.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Standard parts vs. custom
Do you build your system with an FPGA or with custom silicon?– FPGAs have shorter design cycle.– FPGAs have no manufacturing delay.– FPGAs reduce inventory.– FPGAs are slower, larger, more power-hungry.
![Page 17: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/17.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Challenges in system design
Multiple levels of abstraction: logic to CPUs.
Multiple and conflicting constraints: low cost and high performance are often at odds.
Short design time: Late products are often irrelevant.
![Page 18: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/18.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
The system design process
May be part of larger product design. Major levels of abstraction:
– specification;– architecture;– logic design;– circuit design;– layout.
FPGA-based system design
![Page 19: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/19.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Dealing with complexity
Divide-and-conquer: limit the number of components you deal with at any one time.
Group several components into larger components:– transistors form gates;– gates form functional units;– functional units form processing elements;– etc.
![Page 20: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/20.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Hierarchical name
Interior view of a component:– components and wires that make it up.
Exterior view of a component = type:– body;– pins.
Fulladder
a
bcin
sum
cout
![Page 21: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/21.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Instantiating component types
Each instance has its own name:– add1 (type full adder)– add2 (type full adder).
Each instance is a separate copy of the type:
Add1(Fulladder)
a
bcin
sum
cout
Add2(Fulladder)
a
bcin
sumAdd1.a Add2.a
![Page 22: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/22.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
A hierarchical logic design
z
box1 box2 x
![Page 23: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/23.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Net lists and component lists
Net list:net1: top.in1 in1.in
net2: i1.out xxx.B
topin1: top.n1 xxx.xin1
topin2: top.n2 xxx.xin2
botin1: top.n3 xxx.xin3
net3: xxx.out i2.in
outnet: i2.out top.out
Component list:top: in1=net1 n1=topin1
n2=topin2 n3=topine out=outnet
i1: in=net1 out=net2
xxx: xin1=topin1 xin2=topin2 xin3=botin1 B=net2 out=net3
i2: in=net3 out=outnet
![Page 24: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/24.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Component hierarchy
top
i1 xxx i2
![Page 25: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/25.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Hierarchical names
Typical hierarchical name:– top/i1.foo
component pin
![Page 26: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/26.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Layout and its abstractions
Layout for dynamic latch:
![Page 27: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/27.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Stick diagram
![Page 28: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/28.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Transistor schematic
![Page 29: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/29.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Mixed schematic
inverter
![Page 30: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/30.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Levels of abstraction
Specification: function, cost, etc. Architecture: large blocks. Logic: gates + registers. Circuits: transistor sizes for speed, power. Layout: determines parasitics.
![Page 31: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/31.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Circuit abstraction
Continuous voltages and time:
![Page 32: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/32.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Digital abstraction
Discrete levels, discrete time:
![Page 33: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/33.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Register-transfer abstraction
Abstract components, abstract data types:
+
+
0010
0001
0100
0011
![Page 34: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/34.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Top-down vs. bottom-up design
Top-down design adds functional detail.– Create lower levels of abstraction from upper
levels. Bottom-up design creates abstractions from
low-level behavior. Good design needs both top-down and
bottom-up efforts.
![Page 35: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/35.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Design abstractions
specification
behavior
register-transfer
logic
circuit
layout
English
Executableprogram
Sequentialmachines
Logic gates
transistors
rectangles
Throughput,design time
Function units,clock cycles
Literals, logic depth
nanoseconds
microns
function cost
![Page 36: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/36.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
FPGA design
FPGA manufacturer creates an FPGA fabric; system designer uses the fabric.
FPGA fabric design issues:– Study sample user designs.– Select interconnect topology.– Create logic element structures.– Design circuits, layout.
![Page 37: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/37.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Why do we care about layout?
We won’t design layout. Layout determines:
– Logic delay.– Interconnect delay.– Energy consumption.
We want to understand sources of FPGA characteristics.
![Page 38: FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture.](https://reader033.fdocuments.us/reader033/viewer/2022051620/56649f305503460f94c4a6ef/html5/thumbnails/38.jpg)
FPGA-Based System Design: Chapter 1 Copyright 2004 Prentice Hall PTR
Design validation
Must check at every step that errors haven’t been introduced-the longer an error remains, the more expensive it becomes to remove it.
Forward checking: compare results of less- and more-abstract stages.
Back annotation: copy performance numbers to earlier stages.