Energy-Efficient Hybrid DRAM/NVM Main Memory
Transcript of Energy-Efficient Hybrid DRAM/NVM Main Memory
![Page 1: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/1.jpg)
Ahmad Hassan (SAP Labs UK), Hans Vandierendonck (QUB) and
Dimitrios S. Nikolopoulos (QUB)
May 2015
Energy-Efficient Hybrid DRAM/NVM Main Memory
SC Doctoral Showcase
Nov 2015
![Page 2: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/2.jpg)
Research Problem
Proposed Solution
Methodology
Evaluation
Conclusion
Outline
![Page 3: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/3.jpg)
Research Problem
![Page 4: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/4.jpg)
Every 2 years, there is a 30% relative decrease in Main Memory
DRAM capacity per processor core
ISCA 2009: web.eecs.umich.edu/~twenisch/papers/isca09-disaggregate.pdf
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 5: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/5.jpg)
DRAM has technology limitations – physical scalability limits and
inefficient power consumption
Research problem Proposed solution Methodology Evaluation Conclusion
Scalability
Power-
inefficiency
Technology Scaling for Large Memory Capacity:
DRAM has hit scaling limit (Hard to scale below 40 nm) [ITRS.
International Technology Roadmap for Semiconductors, 2011]
Main memory subsystem energy:
DRAM-based main memory consumes 30-40% of the total
server power [L. A. Barroso et al. Synthesis Lectures on Computer Arch. 2009]
![Page 6: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/6.jpg)
Different Main Memory Technologies
Feature DRAM RRAM STTRAM PCM
Cell Size 6 – 8𝐹2 > 5𝐹2 37𝐹2 8 – 16 𝐹2
Read Latency ~30ns ~116ns ~105ns ~151ns
Write Latency ~30ns ~145ns ~77ns ~396ns
Read Energy* 5.90 8.24 16.60 80.41
Write Energy* 12.70 19.20 21.05 418.6
Static Energy YES Negligible Negligible Negligible
Byte-Addressable YES YES YES YES
Write Endurance > 1015 > 105 > 1015 > 108
*Read/write Energy is presented in nanojoule per 32 byte access
http://www3.pucrs.br/pucrs/files/uni/poa/facin/pos/relatoriostec/tr060.pdf
http://dl.acm.org/citation.cfm?id=2742854.2742886
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 7: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/7.jpg)
All this means is that,
DRAM is not a viable choice for
applications that demand large
memory
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 8: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/8.jpg)
And our research problem becomes….
DRAM is not a viable choice for
applications that demand large
memory
Can Non-Volatile Memories (NVM)
present a better alternative?
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 9: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/9.jpg)
Proposed Solution
![Page 10: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/10.jpg)
NVM (Non-volatile memory) is an emerging main memory
technology that is byte-addressable like DRAM
Before we dive down further, let’s quickly re-cap what an
NVM is
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 11: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/11.jpg)
Lower leakage power than DRAM
Using NVM over DRAM has key advantages – such as
power efficiency
Research problem Proposed solution Methodology Evaluation Conclusion
Advantage
![Page 12: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/12.jpg)
Lower leakage power than DRAM
Large capacity and better scalability than DRAM
Using NVM over DRAM has key advantages – such as
power efficiency and better scalability
Research problem Proposed solution Methodology Evaluation Conclusion
Advantage
Advantage
![Page 13: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/13.jpg)
Lower leakage power than DRAM
Large capacity and better scalability than DRAM
Higher latency and dynamic energy than DRAM
However it has its downsides too – NVM has higher
latency than DRAM
Research problem Proposed solution Methodology Evaluation Conclusion
Advantage
Advantage
Disadvantage
![Page 14: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/14.jpg)
So we gather a pure NVM-based approach is not viable
either
Research problem Proposed solution Methodology Evaluation Conclusion
Pure NVM-based solution
![Page 15: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/15.jpg)
Because of the higher latency, and
Research problem Proposed solution Methodology Evaluation Conclusion
Pure NVM-based solution
Challenge! How to use NVM as main memory
technology without hitting NVM low latency
bottleneck and reducing main memory
subsystem’s energy?
![Page 16: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/16.jpg)
So instead a hybrid NVM/DRAM approach could be the
answer we are looking for...
Research problem Proposed solution Methodology Evaluation Conclusion
Pure NVM-based solution
Challenge! How to use NVM as main memory
technology without hitting NVM low latency
bottleneck and reducing main memory
subsystem’s energy?
Proposed Solution: Hybrid NVM/DRAM main
memory system…and we’ll explain how…
![Page 17: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/17.jpg)
Application-level data management provides a hardware-
independent way to manage data
Data management on Hybrid memory at:
1. Application Level
2. Operating System Level
3. Hardware Level
Research problem Proposed solution Methodology Evaluation Conclusion
One key finding was that, objects presented more
accurate granularity of data than pages for saving
ENERGY
![Page 18: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/18.jpg)
Methodology
![Page 19: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/19.jpg)
Application Instrumentation
Research problem Proposed solution Methodology Evaluation Conclusion
Source Code Instrumented Executable Compile
Profiling Tool
Execute
Profiled Data
Processing
Placement Decisions Modify Application Modified Executable
Performance and Energy Models
![Page 20: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/20.jpg)
Profiling Tool
Metric
Memory Loads
Memory Stores
Off-chip Memory accesses
Memory Allocations
Allocation sizes
Callpath
Lifetime
Research problem Proposed solution Methodology Evaluation Conclusion
Instrumented Exe
Splay tree
Application Source Code
Register Allocations
Cache simulator
Stats File
LLVM PASS Adds new instructions to profile loads and stores
Loads/Stores All
Accesses
Off-chip
Accesses
Memory Profiling Library
![Page 21: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/21.jpg)
Performance and Energy Models
Performance Model
𝐴𝑀𝐴𝑇𝐷𝑅𝐴𝑀 = 𝜇𝑟𝐿𝑟 + 𝜇𝑤𝐿𝑤 + (1 − 𝜇𝑟) 𝐿𝐿𝐿𝐶
𝜇𝑟 and 𝜇𝑤 are number of main memory read and write accesses
respectively, 𝐿𝑟 and 𝐿𝑤 are DRAM read and write latencies respectively and 𝐿𝐿𝐿𝐶 is
last level cache latency
Energy Model
𝐴𝑀𝐴𝐸𝐷𝑅𝐴𝑀= 𝜇𝑟𝐸𝑟 + 𝜇𝑤𝐸𝑤 + 𝜙𝑆 𝑃𝐷𝑅𝐴𝑀𝑇
𝜇𝑟 𝑎𝑛𝑑 𝜇𝑤 are DRAM read and write access respectively. 𝐸𝑟 and 𝐸𝑤 are
read and write energies respectively.
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 22: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/22.jpg)
Object Placement Algorithm
1. ∆𝐴𝑀𝐴𝐸 = 𝐴𝑀𝐴𝐸𝐷𝑅𝐴𝑀 − 𝐴𝑀𝐴𝐸𝑁𝑉𝑀
2. ∆𝐴𝑀𝐴𝑇 = 𝐴𝑀𝐴𝑇𝐷𝑅𝐴𝑀 − 𝐴𝑀𝐴𝑇𝑁𝑉𝑀
3. Sort total objects on ∆𝐴𝑀𝐴𝑇
4. ∆𝐴𝑀𝐴𝑇 ≤𝑁𝑖=𝑠+1 λ 𝐴𝑀𝐴𝑇𝐷𝑅𝐴𝑀
𝑁𝑖=1
Research problem Proposed solution Methodology Evaluation Conclusion
Where λ is a user-configurable parameter
![Page 23: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/23.jpg)
Evaluation
![Page 24: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/24.jpg)
Benchmarks and Evaluation
Benchmarks
MonetDB – In-memory column store
Memcached – In-memory key-value store
SPEC CPU2006
MiBench
Evaluation
GEM5 based cycle accurate simulation with hybrid memory models for DDR3
DRAM and RRAM
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 25: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/25.jpg)
MonetDB: Performance Degradation vs Energy Savings
Research problem Proposed solution Methodology Evaluation Conclusion
Perf
orm
an
ce D
eg
rad
ati
on
(%
)
En
erg
y S
avin
gs
(%
)
![Page 26: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/26.jpg)
Conclusion
Use of NVM as main memory is inevitable for meeting main memory capacity
demands.
Application-level data management provides a hardware independent way to
manage data on hybrid memories.
Future work on dynamic data placement techniques to take decisions at runtime.
Research problem Proposed solution Methodology Evaluation Conclusion
![Page 27: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/27.jpg)
Acknowledgements
NovoSoft Project (http://www.qub.ac.uk/research-
centres/HPDC/Articles/EUMarieCurieFellowshipNovosoft/)
.
Analytical models and techniques for Software-Managed Energy-
Efficient Hybrid DRAM/NVM Main Memory. US Patent ID 83059367.
A novel technique to allocate memory on multiple types of main
memory technologies from software application layer. US Patent ID 83093314.
Patents
![Page 28: Energy-Efficient Hybrid DRAM/NVM Main Memory](https://reader031.fdocuments.us/reader031/viewer/2022011913/61d7b5017e70ad5a2433ff8e/html5/thumbnails/28.jpg)
Thank you!
Contact information:
Ahmad Hassan