EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED...
Transcript of EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED...
![Page 1: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/1.jpg)
EMITTER-COUPLED LOGICINEL4207 - Spring 2012
1
Thursday, March 1, 12
![Page 2: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/2.jpg)
Figure 15.25 The basic element of ECL is the differential pair. Here, VR is a reference voltage.
2
Thursday, March 1, 12
![Page 3: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/3.jpg)
3
Thursday, March 1, 12
![Page 4: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/4.jpg)
R
Q1 Q2
IEE
-VEE
vIN VREF
vC1 Q3
IE3
vO
SIMPLIFIED ECL INVERTER
Example: Select R so that VL = -1.5V. Use IEE = 0.1mA.
4
Thursday, March 1, 12
![Page 5: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/5.jpg)
5
Thursday, March 1, 12
![Page 6: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/6.jpg)
6
Thursday, March 1, 12
![Page 7: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/7.jpg)
R
Q1 Q2
-VEE
vIN VREF
vC1 Q3
IE3
vO
REEIREE
R3
-VEE2
ECL WITH RESISTOR BIASING
Example: Find R and R3 if VEE = VEE2 = −5.2V, VL = −1.3V, IEE = 300μA and IEE2 = 100μA.
7
Thursday, March 1, 12
![Page 8: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/8.jpg)
R
Q1 Q2
-VEE
vIN VREF
vC1 Q3
IE3
vO
REEIREE
R3
R4
Example: Use the above circuit design an ECL gate for which VH = −1.7V and VL = −2.3V . The average power dissipation should be less that 2mW. The supply voltage is −5.2V . Neglect the base currents.
8
Thursday, March 1, 12
![Page 9: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/9.jpg)
9
Thursday, March 1, 12
![Page 10: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/10.jpg)
10
Thursday, March 1, 12
![Page 11: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/11.jpg)
11
Thursday, March 1, 12
![Page 12: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/12.jpg)
12
Thursday, March 1, 12
![Page 13: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/13.jpg)
Figure E15.12
Find VR if vD1 = vD2 = vBE = 0.75V. Neglect iB.
13
Thursday, March 1, 12
![Page 14: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/14.jpg)
14
Thursday, March 1, 12
![Page 15: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/15.jpg)
Figure 15.26 Basic circuit of the ECL 10K logic-gate family.
tp ≈ 1ns, the time it takes light to travel 1 foot.
15
Thursday, March 1, 12
![Page 16: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/16.jpg)
For previous circuit, find IE through RE if A and B are left open. Also find vC,QR and vCA,B. Use VR = -1.32V, VBE=0.75V and a very large β.
16
Thursday, March 1, 12
![Page 17: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/17.jpg)
17
Thursday, March 1, 12
![Page 18: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/18.jpg)
Figure 15.27 The proper way to connect high-speed logic gates such as ECL. Properly terminating the transmission line connecting the two gates eliminates the “ringing” that would otherwise corrupt the logic signals. (See Section 15.4.6.)
18
Thursday, March 1, 12
![Page 19: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/19.jpg)
Figure 15.28 Simplified version of the ECL gate for the purpose of finding transfer characteristics.
19
Thursday, March 1, 12
![Page 20: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/20.jpg)
Figure 15.28 Simplified version of the ECL gate for the purpose of finding transfer characteristics.
Find VOL and VOH (neglect iC of QR) if β=100. Then find NMH and NML if VIL and VIH are defined as the conditions for which IE, QR/IE, QA = 99 and vice-versa.
For VOH take into account base current and variations in vBE. Assume that at iC = 1mA, vBE = 0.75V.
20
Thursday, March 1, 12
![Page 21: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/21.jpg)
21
Thursday, March 1, 12
![Page 22: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/22.jpg)
Figure 15.30 Circuit for determining VOH.
VOH = -0.88V. Take into account base current and variations in vBE. Assume that at iC = 1mA, vBE = 0.75V.
22
Thursday, March 1, 12
![Page 23: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/23.jpg)
23
Thursday, March 1, 12
![Page 24: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/24.jpg)
24
Thursday, March 1, 12
![Page 25: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/25.jpg)
Figure 15.31 15.28
25
Thursday, March 1, 12
![Page 26: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/26.jpg)
Figure 15.32
26
Thursday, March 1, 12
![Page 27: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/27.jpg)
Figure 15.33 Equivalent circuit for determining the temperature coefficient of the reference voltage VR.
δ = -2mV/℃
27
Thursday, March 1, 12
![Page 28: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/28.jpg)
Figure 15.36 The wired-OR capability of ECL.
28
Thursday, March 1, 12
![Page 29: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/29.jpg)
Figure P15.30
29
Thursday, March 1, 12
![Page 30: EMITTER-COUPLED LOGIC - Engineeringece.uprm.edu/~mtoledo/4207/S2012/ecl-2.pdf · EMITTER-COUPLED LOGIC INEL4207 - Spring 2012 1 Thursday, March 1, 12. Figure 15.25 The basic element](https://reader036.fdocuments.us/reader036/viewer/2022071213/602c9a4f7bd39273183a0cb6/html5/thumbnails/30.jpg)
Figure P15.39
30
Thursday, March 1, 12