Embedded system lab

16 bits Shift left Register serial in serial out code:

1

module Regsiter16bitsSiSO(clk,si,so);input clk,si;output so;reg [15:0] temp;initial temp=16'b0101100100001111;always @(posedge clk)begintemp