EFR32xG1 Wireless Gecko Reference Manual · EFR32xG1 Wireless Gecko Reference Manual The Wireless...

EFR32xG1 Wireless GeckoReference Manual

The Wireless Gecko portfolio of SoCs (EFR32) include MightyGecko (EFR32MG1), Blue Gecko (EFR32BG1), and Flex Gecko(EFR32FG1) families. With support for Bluetooth Low Energy(BLE), Zigbee®, Thread and proprietary protocols, the WirelessGecko portfolio is ideal for enabling energy-friendly wireless net-working for IoT devices.The single-die solution provides industry-leading energy efficiency, ultra-fast wakeuptimes, a scalable high-power amplifier, an integrated balun and no-compromise MCUfeatures.

KEY FEATURES

• 32-bit ARM® Cortex-M4 core with 40 MHzmaximum operating frequency

• Scalable Memory and Radio configurationoptions available in several footprintcompatible QFN packages

• 12-channel Peripheral Reflex Systemenabling autonomous interaction of MCUperipherals

• Autonomous Hardware Crypto Acceleratorand Random Number Generator

• Integrated balun for 2.4 GHz andintegrated PA with up to 19.5 dBmtransmit power for 2.4 GHz and 20 dBmtransmit power for Sub-GHz radios

• Integrated DC-DC with RF noise mitigation

Lowest power mode with peripheral operational:

EM3—StopEM2—Deep SleepEM1—Sleep EM4—Hibernate EM4—ShutoffEM0—Active

32-bit bus

Peripheral Reflex System

Timers and Triggers

Real Time Counter and

Calendar

Cryotimer

Timer/Counter

Low Energy Timer

Pulse Counter

Watchdog Timer

Protocol Timer

Serial Interfaces

I/O Ports Analog Interfaces

USART

Low Energy UARTTM

I2C

External Interrupts

General Purpose I/O

Pin Reset

Pin Wakeup

ADC

IDAC

Analog Comparator

Radio Transceiver

DEMOD

AGC

IFADC

CR

C

BU

FC

RFSENSE

MOD

FRC

RA

C

Frequency Synthesizer

PGAPA

I

Q

RF FrontendLNA

RFSENSE

PA

I

Q

RF FrontendLNA

To 2.4 GHz receive I/Q mixers and PA

To Sub GHz receive I/Q mixers and PA

To Sub GHz and 2.4 GHz PA

Sub GHz

2.4 GHz

BALUN

Core / Memory

Flash Program Memory RAM Memory

ARM CortexTM M4 processorwith DSP extensions and FPU

Memory Protection Unit

Debug Interface DMA Controlller

Other

CRYPTO

CRC

Clock Management

High Frequency Crystal Oscillator

High FrequencyRC Oscillator

Low Frequency Crystal Oscillator

Low FrequencyRC Oscillator

Auxiliary High Frequency RC

Oscillator

Energy Management

Voltage Monitor

Brown-Out Detector

Power-On ResetDC/DC Regulator

Voltage Regulators

Ultra Low Frequency RC

Oscillator

silabs.com | Building a more connected world. Rev. 1.1

Table of Contents1. About This Document . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

1.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

1.2 Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

1.3 Related Documentation . . . . . . . . . . . . . . . . . . . . . . . . . .24

2. System Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 252.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

2.2 Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

2.3 MCU Features Overview . . . . . . . . . . . . . . . . . . . . . . . . . .27

2.4 Oscillators and Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . .28

2.5 RF Frequency Synthesizer . . . . . . . . . . . . . . . . . . . . . . . . .29

2.6 Modulation Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

2.7 Transmit Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

2.8 Receive Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

2.9 Data Buffering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

2.10 Unbuffered Data Transfer . . . . . . . . . . . . . . . . . . . . . . . . .30

2.11 Frame Format Support . . . . . . . . . . . . . . . . . . . . . . . . . .30

2.12 Hardware CRC Support . . . . . . . . . . . . . . . . . . . . . . . . . .30

2.13 Convolutional Encoding / Decoding . . . . . . . . . . . . . . . . . . . . . .31

2.14 Binary Block Encoding / Decoding . . . . . . . . . . . . . . . . . . . . . .31

2.15 Data Encryption and Authentication . . . . . . . . . . . . . . . . . . . . . .31

2.16 Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

2.17 RF Test Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

3. System Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

3.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

3.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . .343.3.1 Interrupt Operation . . . . . . . . . . . . . . . . . . . . . . . . . .353.3.2 Interrupt Request Lines (IRQ) . . . . . . . . . . . . . . . . . . . . . .36

4. Memory and Bus System . . . . . . . . . . . . . . . . . . . . . . . . . . 374.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

4.2 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . .394.2.1 Peripheral Non-Word Access Behavior . . . . . . . . . . . . . . . . . . .414.2.2 Bit-banding . . . . . . . . . . . . . . . . . . . . . . . . . . . . .414.2.3 Peripheral Bit Set and Clear . . . . . . . . . . . . . . . . . . . . . . .424.2.4 Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . .434.2.5 Bus Matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43

4.3 Access to Low Energy Peripherals (Asynchronous Registers) . . . . . . . . . . . . . .46

silabs.com | Building a more connected world. Rev. 1.1 | 2

4.3.1 Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .464.3.2 Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .484.3.3 FREEZE Register . . . . . . . . . . . . . . . . . . . . . . . . . .48

4.4 Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48

4.5 SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .49

4.6 DI Page Entry Map . . . . . . . . . . . . . . . . . . . . . . . . . . . .50

4.7 DI Page Entry Description . . . . . . . . . . . . . . . . . . . . . . . . . .514.7.1 CAL - CRC of DI-page and calibration temperature . . . . . . . . . . . . . . .514.7.2 EXTINFO - External Component description . . . . . . . . . . . . . . . . .524.7.3 EUI48L - EUI48 OUI and Unique identifier . . . . . . . . . . . . . . . . . .534.7.4 EUI48H - OUI . . . . . . . . . . . . . . . . . . . . . . . . . . .534.7.5 CUSTOMINFO - Custom information . . . . . . . . . . . . . . . . . . .534.7.6 MEMINFO - Flash page size and misc. chip information . . . . . . . . . . . . .544.7.7 UNIQUEL - Low 32 bits of device unique number . . . . . . . . . . . . . . .554.7.8 UNIQUEH - High 32 bits of device unique number . . . . . . . . . . . . . . .554.7.9 MSIZE - Flash and SRAM Memory size in kB . . . . . . . . . . . . . . . . .554.7.10 PART - Part description . . . . . . . . . . . . . . . . . . . . . . . .564.7.11 DEVINFOREV - Device information page revision . . . . . . . . . . . . . . .584.7.12 EMUTEMP - EMU Temperature Calibration Information . . . . . . . . . . . . .584.7.13 ADC0CAL0 - ADC0 calibration register 0 . . . . . . . . . . . . . . . . . .594.7.14 ADC0CAL1 - ADC0 calibration register 1 . . . . . . . . . . . . . . . . . .604.7.15 ADC0CAL2 - ADC0 calibration register 2 . . . . . . . . . . . . . . . . . .614.7.16 ADC0CAL3 - ADC0 calibration register 3 . . . . . . . . . . . . . . . . . .614.7.17 HFRCOCAL0 - HFRCO Calibration Register (4 MHz) . . . . . . . . . . . . . .624.7.18 HFRCOCAL3 - HFRCO Calibration Register (7 MHz) . . . . . . . . . . . . . .634.7.19 HFRCOCAL6 - HFRCO Calibration Register (13 MHz) . . . . . . . . . . . . .644.7.20 HFRCOCAL7 - HFRCO Calibration Register (16 MHz) . . . . . . . . . . . . .654.7.21 HFRCOCAL8 - HFRCO Calibration Register (19 MHz) . . . . . . . . . . . . .664.7.22 HFRCOCAL10 - HFRCO Calibration Register (26 MHz) . . . . . . . . . . . . .674.7.23 HFRCOCAL11 - HFRCO Calibration Register (32 MHz) . . . . . . . . . . . . .684.7.24 HFRCOCAL12 - HFRCO Calibration Register (38 MHz) . . . . . . . . . . . . .694.7.25 AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 MHz) . . . . . . . . . .704.7.26 AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 MHz) . . . . . . . . . .714.7.27 AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 MHz) . . . . . . . . . .724.7.28 AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 MHz) . . . . . . . . . .734.7.29 AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 MHz) . . . . . . . . . .744.7.30 AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 MHz) . . . . . . . . .754.7.31 AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 MHz) . . . . . . . . . .764.7.32 AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 MHz) . . . . . . . . .774.7.33 VMONCAL0 - VMON Calibration Register 0 . . . . . . . . . . . . . . . . .784.7.34 VMONCAL1 - VMON Calibration Register 1 . . . . . . . . . . . . . . . . .794.7.35 VMONCAL2 - VMON Calibration Register 2 . . . . . . . . . . . . . . . . .804.7.36 IDAC0CAL0 - IDAC0 Calibration Register 0 . . . . . . . . . . . . . . . . .814.7.37 IDAC0CAL1 - IDAC0 Calibration Register 1 . . . . . . . . . . . . . . . . .824.7.38 DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0 . . . . . . . . . . .824.7.39 DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0 . . . . . . . . . . .834.7.40 DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1 . . . . . . . . . . .84


4.7.41 DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2 . . . . . . . . . . .854.7.42 DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3 . . . . . . . . . . .864.7.43 DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0 . . . . . . . . .864.7.44 DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1 . . . . . . . . .87

5. Serial Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 885.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .88

5.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .88

5.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . .895.3.1 Memory Organization . . . . . . . . . . . . . . . . . . . . . . . . .905.3.2 Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .915.3.3 Instruction Set . . . . . . . . . . . . . . . . . . . . . . . . . . . .955.3.4 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . .955.3.5 Reading Memory . . . . . . . . . . . . . . . . . . . . . . . . . . .995.3.6 Programming and Erasing Memory. . . . . . . . . . . . . . . . . . . . 1005.3.7 Write Protection . . . . . . . . . . . . . . . . . . . . . . . . . . 1055.3.8 Security Information Row and Unique ID . . . . . . . . . . . . . . . . . . 1065.3.9 Power Down . . . . . . . . . . . . . . . . . . . . . . . . . . . 1095.3.10 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . 109

6. Radio Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1116.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112

7. DBG - Debug Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 1137.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

7.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

7.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . 1137.3.1 Debug Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . 1147.3.2 Debug and EM2 DeepSleep/EM3 Stop . . . . . . . . . . . . . . . . . . 1147.3.3 Authentication Access Point . . . . . . . . . . . . . . . . . . . . . . 1147.3.4 Debug Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . 1157.3.5 AAP Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1157.3.6 Debugger Reads of Actionable Registers . . . . . . . . . . . . . . . . . 1167.3.7 Debug Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . 116

7.4 Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116

7.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 1177.5.1 AAP_CMD - Command Register . . . . . . . . . . . . . . . . . . . . 1177.5.2 AAP_CMDKEY - Command Key Register . . . . . . . . . . . . . . . . . 1177.5.3 AAP_STATUS - Status Register . . . . . . . . . . . . . . . . . . . . 1187.5.4 AAP_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . . 1187.5.5 AAP_CRCCMD - CRC Command Register . . . . . . . . . . . . . . . . 1197.5.6 AAP_CRCSTATUS - CRC Status Register . . . . . . . . . . . . . . . . . 1197.5.7 AAP_CRCADDR - CRC Address Register . . . . . . . . . . . . . . . . . 1207.5.8 AAP_CRCRESULT - CRC Result Register . . . . . . . . . . . . . . . . . 1207.5.9 AAP_IDR - AAP Identification Register . . . . . . . . . . . . . . . . . . 121

8. MSC - Memory System Controller . . . . . . . . . . . . . . . . . . . . . . 122


8.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122

8.2 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

8.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . 1248.3.1 User Data (UD) Page Description . . . . . . . . . . . . . . . . . . . . 1248.3.2 Lock Bits (LB) Page Description. . . . . . . . . . . . . . . . . . . . . 1258.3.3 Device Information (DI) Page . . . . . . . . . . . . . . . . . . . . . 1258.3.4 Bootloader . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1268.3.5 Device Revision . . . . . . . . . . . . . . . . . . . . . . . . . . 1268.3.6 Post-reset Behavior . . . . . . . . . . . . . . . . . . . . . . . . . 1268.3.7 Flash Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . 1268.3.8 Wait-states . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1278.3.9 Suppressed Conditional Branch Target Prefetch (SCBTP) . . . . . . . . . . . . 1278.3.10 Cortex-M4 If-Then Block Folding . . . . . . . . . . . . . . . . . . . . 1278.3.11 Instruction Cache . . . . . . . . . . . . . . . . . . . . . . . . . 1288.3.12 Erase and Write Operations. . . . . . . . . . . . . . . . . . . . . . 129

8.4 Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130

8.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 1318.5.1 MSC_CTRL - Memory System Control Register . . . . . . . . . . . . . . . 1318.5.2 MSC_READCTRL - Read Control Register . . . . . . . . . . . . . . . . 1328.5.3 MSC_WRITECTRL - Write Control Register . . . . . . . . . . . . . . . . 1338.5.4 MSC_WRITECMD - Write Command Register . . . . . . . . . . . . . . . 1348.5.5 MSC_ADDRB - Page Erase/Write Address Buffer . . . . . . . . . . . . . . 1358.5.6 MSC_WDATA - Write Data Register . . . . . . . . . . . . . . . . . . . 1358.5.7 MSC_STATUS - Status Register . . . . . . . . . . . . . . . . . . . . 1368.5.8 MSC_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . . 1378.5.9 MSC_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . . 1388.5.10 MSC_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . . 1398.5.11 MSC_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . . 1408.5.12 MSC_LOCK - Configuration Lock Register . . . . . . . . . . . . . . . . 1418.5.13 MSC_CACHECMD - Flash Cache Command Register . . . . . . . . . . . . 1428.5.14 MSC_CACHEHITS - Cache Hits Performance Counter . . . . . . . . . . . . 1428.5.15 MSC_CACHEMISSES - Cache Misses Performance Counter . . . . . . . . . . 1438.5.16 MSC_MASSLOCK - Mass Erase Lock Register . . . . . . . . . . . . . . 1448.5.17 MSC_STARTUP - Startup Control . . . . . . . . . . . . . . . . . . . 1458.5.18 MSC_CMD - Command Register . . . . . . . . . . . . . . . . . . . 146

9. LDMA - Linked DMA Controller. . . . . . . . . . . . . . . . . . . . . . . . 1479.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147

9.1.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148

9.2 Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149

9.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . 1509.3.1 Channel Descriptor . . . . . . . . . . . . . . . . . . . . . . . . . 1509.3.2 Channel Configuration . . . . . . . . . . . . . . . . . . . . . . . . 1559.3.3 Channel Select Configuration . . . . . . . . . . . . . . . . . . . . . 1559.3.4 Starting a Transfer . . . . . . . . . . . . . . . . . . . . . . . . . 1559.3.5 Managing Transfer Errors . . . . . . . . . . . . . . . . . . . . . . . 1569.3.6 Arbitration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156


9.3.7 Channel Descriptor Data Structure . . . . . . . . . . . . . . . . . . . . 1599.3.8 Interaction With the EMU . . . . . . . . . . . . . . . . . . . . . . . 1619.3.9 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1629.3.10 Debugging . . . . . . . . . . . . . . . . . . . . . . . . . . . 162

9.4 Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1629.4.1 Single Direct Register DMA Transfer . . . . . . . . . . . . . . . . . . . 1629.4.2 Descriptor Linked List . . . . . . . . . . . . . . . . . . . . . . . . 1639.4.3 Single Descriptor Looped Transfer . . . . . . . . . . . . . . . . . . . . 1659.4.4 Descriptor List With Looping . . . . . . . . . . . . . . . . . . . . . . 1669.4.5 Simple Inter-Channel Synchronization. . . . . . . . . . . . . . . . . . . 1679.4.6 2D Copy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1699.4.7 Ping-Pong . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1719.4.8 Scatter-Gather . . . . . . . . . . . . . . . . . . . . . . . . . . 172

9.5 Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173

9.6 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 1749.6.1 LDMA_CTRL - DMA Control Register . . . . . . . . . . . . . . . . . . 1749.6.2 LDMA_STATUS - DMA Status Register . . . . . . . . . . . . . . . . . . 1759.6.3 LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW) . . . . . 1769.6.4 LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW) . . . . . . . . 1769.6.5 LDMA_CHBUSY - DMA Channel Busy Register . . . . . . . . . . . . . . . 1779.6.6 LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW) . . . . . 1779.6.7 LDMA_DBGHALT - DMA Channel Debug Halt Register . . . . . . . . . . . . 1789.6.8 LDMA_SWREQ - DMA Channel Software Transfer Request Register . . . . . . . . 1789.6.9 LDMA_REQDIS - DMA Channel Request Disable Register . . . . . . . . . . . 1799.6.10 LDMA_REQPEND - DMA Channel Requests Pending Register . . . . . . . . . 1799.6.11 LDMA_LINKLOAD - DMA Channel Link Load Register . . . . . . . . . . . . 1809.6.12 LDMA_REQCLEAR - DMA Channel Request Clear Register . . . . . . . . . . 1809.6.13 LDMA_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 1819.6.14 LDMA_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 1819.6.15 LDMA_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 1829.6.16 LDMA_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 1829.6.17 LDMA_CHx_REQSEL - Channel Peripheral Request Select Register . . . . . . . 1839.6.18 LDMA_CHx_CFG - Channel Configuration Register . . . . . . . . . . . . . 1859.6.19 LDMA_CHx_LOOP - Channel Loop Counter Register . . . . . . . . . . . . 1869.6.20 LDMA_CHx_CTRL - Channel Descriptor Control Word Register . . . . . . . . . 1879.6.21 LDMA_CHx_SRC - Channel Descriptor Source Data Address Register . . . . . . 1909.6.22 LDMA_CHx_DST - Channel Descriptor Destination Data Address Register . . . . . 1909.6.23 LDMA_CHx_LINK - Channel Descriptor Link Structure Address Register . . . . . . 191

10. RMU - Reset Management Unit . . . . . . . . . . . . . . . . . . . . . . . 19210.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192

10.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192

10.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 19310.3.1 Reset Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . 19410.3.2 RMU_RSTCAUSE Register . . . . . . . . . . . . . . . . . . . . . 19510.3.3 Power-On Reset (POR) . . . . . . . . . . . . . . . . . . . . . . . 19610.3.4 Brown-Out Detector (BOD) . . . . . . . . . . . . . . . . . . . . . . 196


10.3.5 RESETn Pin Reset. . . . . . . . . . . . . . . . . . . . . . . . . 19710.3.6 Watchdog Reset . . . . . . . . . . . . . . . . . . . . . . . . . 19710.3.7 Lockup Reset . . . . . . . . . . . . . . . . . . . . . . . . . . 19710.3.8 System Reset Request . . . . . . . . . . . . . . . . . . . . . . . 19710.3.9 Reset State . . . . . . . . . . . . . . . . . . . . . . . . . . . 19710.3.10 Register Reset Signals . . . . . . . . . . . . . . . . . . . . . . . 197

10.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199

10.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 20010.5.1 RMU_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . 20010.5.2 RMU_RSTCAUSE - Reset Cause Register . . . . . . . . . . . . . . . . 20210.5.3 RMU_CMD - Command Register . . . . . . . . . . . . . . . . . . . 20310.5.4 RMU_RST - Reset Control Register . . . . . . . . . . . . . . . . . . 20310.5.5 RMU_LOCK - Configuration Lock Register . . . . . . . . . . . . . . . . 204

11. EMU - Energy Management Unit . . . . . . . . . . . . . . . . . . . . . . . 20511.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205

11.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205

11.3 Functional Description. . . . . . . . . . . . . . . . . . . . . . . . . . 20611.3.1 Energy Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 20711.3.2 Entering Low Energy Modes . . . . . . . . . . . . . . . . . . . . . 21111.3.3 Exiting a Low Energy Mode . . . . . . . . . . . . . . . . . . . . . . 21311.3.4 Power Configurations . . . . . . . . . . . . . . . . . . . . . . . . 21411.3.5 DC-to-DC Interface. . . . . . . . . . . . . . . . . . . . . . . . . 21811.3.6 Analog Peripheral Power Selection . . . . . . . . . . . . . . . . . . . 22011.3.8 IOVDD Connection. . . . . . . . . . . . . . . . . . . . . . . . . 22011.3.9 Brown Out Detector (BOD) . . . . . . . . . . . . . . . . . . . . . . 22011.3.10 Voltage Monitor (VMON) . . . . . . . . . . . . . . . . . . . . . . 22211.3.11 Powering Off SRAM Blocks . . . . . . . . . . . . . . . . . . . . . 22311.3.12 Temperature Sensor . . . . . . . . . . . . . . . . . . . . . . . . 22311.3.13 Registers latched in EM4 . . . . . . . . . . . . . . . . . . . . . . 22411.3.14 Register Resets . . . . . . . . . . . . . . . . . . . . . . . . . 224

11.4 Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225

11.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 22611.5.1 EMU_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . 22611.5.2 EMU_STATUS - Status Register . . . . . . . . . . . . . . . . . . . . 22711.5.3 EMU_LOCK - Configuration Lock Register . . . . . . . . . . . . . . . . 22811.5.4 EMU_RAM0CTRL - Memory Control Register . . . . . . . . . . . . . . . 22911.5.5 EMU_CMD - Command Register . . . . . . . . . . . . . . . . . . . 23011.5.6 EMU_EM4CTRL - EM4 Control Register . . . . . . . . . . . . . . . . . 23111.5.7 EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation . . . . . . . . 23211.5.8 EMU_TEMP - Value of Last Temperature Measurement . . . . . . . . . . . . 23211.5.9 EMU_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 23311.5.10 EMU_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 23511.5.11 EMU_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 23711.5.12 EMU_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . . 23911.5.13 EMU_PWRLOCK - Regulator and Supply Lock Register . . . . . . . . . . . 24111.5.14 EMU_PWRCFG - Power Configuration Register . . . . . . . . . . . . . . 242


11.5.15 EMU_PWRCTRL - Power Control Register . . . . . . . . . . . . . . . . 24211.5.16 EMU_DCDCCTRL - DCDC Control . . . . . . . . . . . . . . . . . . 24311.5.17 EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register . . . . . . . . 24411.5.18 EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24511.5.19 EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register . 24611.5.20 EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register . . . 24711.5.21 EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register . . . . . . . . . . 24811.5.22 EMU_DCDCTIMING - DCDC Controller Timing Value Register . . . . . . . . . 24911.5.23 EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register . . . . . . . . . . 25011.5.24 EMU_DCDCLPCTRL - DCDC Low Power Control Register . . . . . . . . . . 25111.5.25 EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control . . . . 25211.5.26 EMU_DCDCSYNC - DCDC Read Status Register . . . . . . . . . . . . . 25211.5.27 EMU_VMONAVDDCTRL - VMON AVDD Channel Control . . . . . . . . . . . 25311.5.28 EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control . . . . . . 25411.5.29 EMU_VMONDVDDCTRL - VMON DVDD Channel Control . . . . . . . . . . 25511.5.30 EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control . . . . . . . . . . . 25611.5.31 EMU_VMONPAVDDCTRL - VMON PAVDD Channel Control . . . . . . . . . . 25711.5.32 EMU_BIASCONF - Configurations Related to the Bias . . . . . . . . . . . . 25811.5.33 EMU_TESTLOCK - Test Lock Register . . . . . . . . . . . . . . . . . 25911.5.34 EMU_BIASTESTCTRL - Test Control Register for Regulator and BIAS . . . . . . 260

12. CMU - Clock Management Unit . . . . . . . . . . . . . . . . . . . . . . . 26112.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261

12.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261

12.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 26212.3.1 System Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . 26312.3.2 Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . 26612.3.3 Configuration for Operating Frequencies . . . . . . . . . . . . . . . . . 28412.3.4 Energy Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 28512.3.5 Clock Output on a Pin. . . . . . . . . . . . . . . . . . . . . . . . 28612.3.7 Clock Output on PRS . . . . . . . . . . . . . . . . . . . . . . . . 28612.3.8 Error Handling . . . . . . . . . . . . . . . . . . . . . . . . . . 28612.3.9 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28612.3.10 Wake-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28612.3.11 Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . 287

12.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 288

12.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 29012.5.1 CMU_CTRL - CMU Control Register . . . . . . . . . . . . . . . . . . 29012.5.2 CMU_HFRCOCTRL - HFRCO Control Register . . . . . . . . . . . . . . 29212.5.3 CMU_AUXHFRCOCTRL - AUXHFRCO Control Register . . . . . . . . . . . 29412.5.4 CMU_LFRCOCTRL - LFRCO Control Register . . . . . . . . . . . . . . . 29512.5.5 CMU_HFXOCTRL - HFXO Control Register . . . . . . . . . . . . . . . . 29612.5.6 CMU_HFXOCTRL1 - HFXO Control 1 . . . . . . . . . . . . . . . . . . 29812.5.7 CMU_HFXOSTARTUPCTRL - HFXO Startup Control . . . . . . . . . . . . 29912.5.8 CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control . . . . . . . . . 30012.5.9 CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control . . . . . . . . . . . . 301


12.5.10 CMU_LFXOCTRL - LFXO Control Register . . . . . . . . . . . . . . . 30412.5.11 CMU_ULFRCOCTRL - ULFRCO Control Register . . . . . . . . . . . . . 30612.5.12 CMU_CALCTRL - Calibration Control Register . . . . . . . . . . . . . . 30712.5.13 CMU_CALCNT - Calibration Counter Register . . . . . . . . . . . . . . 30912.5.14 CMU_OSCENCMD - Oscillator Enable/Disable Command Register . . . . . . . 31012.5.15 CMU_CMD - Command Register . . . . . . . . . . . . . . . . . . . 31112.5.16 CMU_DBGCLKSEL - Debug Trace Clock Select . . . . . . . . . . . . . . 31212.5.17 CMU_HFCLKSEL - High Frequency Clock Select Command Register . . . . . . 31212.5.18 CMU_LFACLKSEL - Low Frequency A Clock Select Register . . . . . . . . . 31312.5.19 CMU_LFBCLKSEL - Low Frequency B Clock Select Register . . . . . . . . . 31312.5.20 CMU_LFECLKSEL - Low Frequency E Clock Select Register . . . . . . . . . 31412.5.21 CMU_STATUS - Status Register . . . . . . . . . . . . . . . . . . . 31512.5.22 CMU_HFCLKSTATUS - HFCLK Status Register . . . . . . . . . . . . . . 31612.5.23 CMU_HFXOTRIMSTATUS - HFXO Trim Status . . . . . . . . . . . . . . 31712.5.24 CMU_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 31812.5.25 CMU_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 32012.5.26 CMU_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 32212.5.27 CMU_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 32412.5.28 CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0 . . . . . . 32512.5.29 CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0 . . . . 32612.5.30 CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg) . . . . 32712.5.31 CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg) . . . . 32712.5.32 CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg) . . . . 32812.5.33 CMU_HFPRESC - High Frequency Clock Prescaler Register . . . . . . . . . 32912.5.34 CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register . . . . . 33012.5.35 CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register . . . . 33012.5.36 CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register . 33112.5.37 CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register . . . . . 33112.5.38 CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg) . . . . . 33212.5.39 CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg) . . . . . 33312.5.40 CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg) . . . . . 33312.5.41 CMU_SYNCBUSY - Synchronization Busy Register . . . . . . . . . . . . . 33412.5.42 CMU_FREEZE - Freeze Register . . . . . . . . . . . . . . . . . . . 33712.5.43 CMU_PCNTCTRL - PCNT Control Register . . . . . . . . . . . . . . . 33812.5.44 CMU_ADCCTRL - ADC Control Register . . . . . . . . . . . . . . . . 33912.5.45 CMU_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . . . 34012.5.46 CMU_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . . 34112.5.47 CMU_LOCK - Configuration Lock Register . . . . . . . . . . . . . . . . 342

13. RTCC - Real Time Counter and Calendar . . . . . . . . . . . . . . . . . . . 34313.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343

13.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343

13.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 34413.3.1 Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34513.3.2 Capture/Compare Channels . . . . . . . . . . . . . . . . . . . . . 34913.3.3 Interrupts and PRS Output . . . . . . . . . . . . . . . . . . . . . . 35113.3.4 Energy Mode Availability . . . . . . . . . . . . . . . . . . . . . . . 35213.3.5 Register Lock . . . . . . . . . . . . . . . . . . . . . . . . . . 352


13.3.6 Oscillator Failure Detection . . . . . . . . . . . . . . . . . . . . . . 35213.3.7 Retention Registers . . . . . . . . . . . . . . . . . . . . . . . . 35213.3.8 Frame Controller Interface . . . . . . . . . . . . . . . . . . . . . . 35213.3.9 Debug Session . . . . . . . . . . . . . . . . . . . . . . . . . . 352

13.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353

13.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 35413.5.1 RTCC_CTRL - Control Register (Async Reg) . . . . . . . . . . . . . . . 35413.5.2 RTCC_PRECNT - Pre-Counter Value Register (Async Reg) . . . . . . . . . . 35613.5.3 RTCC_CNT - Counter Value Register (Async Reg) . . . . . . . . . . . . . 35613.5.4 RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register . . . . . . 35713.5.5 RTCC_TIME - Time of Day Register (Async Reg) . . . . . . . . . . . . . . 35813.5.6 RTCC_DATE - Date Register (Async Reg) . . . . . . . . . . . . . . . . 35913.5.7 RTCC_IF - RTCC Interrupt Flags . . . . . . . . . . . . . . . . . . . 36013.5.8 RTCC_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 36113.5.9 RTCC_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 36213.5.10 RTCC_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 36313.5.11 RTCC_STATUS - Status Register . . . . . . . . . . . . . . . . . . . 36413.5.12 RTCC_CMD - Command Register . . . . . . . . . . . . . . . . . . . 36413.5.13 RTCC_SYNCBUSY - Synchronization Busy Register . . . . . . . . . . . . 36413.5.14 RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg) . . . . 36513.5.15 RTCC_LOCK - Configuration Lock Register (Async Reg) . . . . . . . . . . . 36513.5.16 RTCC_EM4WUEN - Wake Up Enable . . . . . . . . . . . . . . . . . 36613.5.17 RTCC_CCx_CTRL - CC Channel Control Register (Async Reg) . . . . . . . . 36713.5.18 RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg) . . . . . . . . 36913.5.19 RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg) . . . . . . . . 37013.5.20 RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg) . . . . . . . 37113.5.21 RTCC_RETx_REG - Retention Register . . . . . . . . . . . . . . . . . 371

14. WDOG - Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . 37214.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372

14.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372

14.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 37214.3.1 Clock Source . . . . . . . . . . . . . . . . . . . . . . . . . . 37314.3.2 Debug Functionality . . . . . . . . . . . . . . . . . . . . . . . . 37314.3.3 Energy Mode Handling . . . . . . . . . . . . . . . . . . . . . . . 37314.3.4 Register Access. . . . . . . . . . . . . . . . . . . . . . . . . . 37314.3.5 Warning Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . 37314.3.6 Window Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . 37414.3.7 PRS as Watchdog Clear . . . . . . . . . . . . . . . . . . . . . . . 37514.3.8 PRS Rising Edge Monitoring . . . . . . . . . . . . . . . . . . . . . 375

14.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376

14.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 37714.5.1 WDOG_CTRL - Control Register (Async Reg) . . . . . . . . . . . . . . . 37714.5.2 WDOG_CMD - Command Register (Async Reg) . . . . . . . . . . . . . . 38014.5.3 WDOG_SYNCBUSY - Synchronization Busy Register . . . . . . . . . . . . 38114.5.4 WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg) . . . . . . . . . 38214.5.5 WDOG_IF - Watchdog Interrupt Flags . . . . . . . . . . . . . . . . . . 383


14.5.6 WDOG_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 38414.5.7 WDOG_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 38514.5.8 WDOG_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 386

15. PRS - Peripheral Reflex System . . . . . . . . . . . . . . . . . . . . . . . 38715.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387

15.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387

15.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 38815.3.1 Channel Functions . . . . . . . . . . . . . . . . . . . . . . . . . 38815.3.2 Producers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 38915.3.3 Consumers . . . . . . . . . . . . . . . . . . . . . . . . . . . 39015.3.4 Event on PRS . . . . . . . . . . . . . . . . . . . . . . . . . . 39115.3.5 DMA Request on PRS . . . . . . . . . . . . . . . . . . . . . . . 39115.3.6 Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . 391

15.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 392

15.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 39315.5.1 PRS_SWPULSE - Software Pulse Register . . . . . . . . . . . . . . . . 39315.5.2 PRS_SWLEVEL - Software Level Register . . . . . . . . . . . . . . . . 39415.5.3 PRS_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . . . . 39515.5.4 PRS_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . . . 39615.5.5 PRS_ROUTELOC1 - I/O Routing Location Register . . . . . . . . . . . . . 39915.5.6 PRS_ROUTELOC2 - I/O Routing Location Register . . . . . . . . . . . . . 40115.5.7 PRS_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . 40315.5.8 PRS_DMAREQ0 - DMA Request 0 Register . . . . . . . . . . . . . . . . 40415.5.9 PRS_DMAREQ1 - DMA Request 1 Register . . . . . . . . . . . . . . . . 40515.5.10 PRS_PEEK - PRS Channel Values . . . . . . . . . . . . . . . . . . 40615.5.11 PRS_CHx_CTRL - Channel Control Register . . . . . . . . . . . . . . . 407

16. PCNT - Pulse Counter . . . . . . . . . . . . . . . . . . . . . . . . . . 41216.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412

16.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412

16.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 41316.3.1 Pulse Counter Modes . . . . . . . . . . . . . . . . . . . . . . . . 41316.3.2 Hysteresis . . . . . . . . . . . . . . . . . . . . . . . . . . . 42016.3.3 Auxiliary Counter . . . . . . . . . . . . . . . . . . . . . . . . . 42116.3.4 Triggered Compare and Clear . . . . . . . . . . . . . . . . . . . . . 42216.3.5 Register Access. . . . . . . . . . . . . . . . . . . . . . . . . . 42316.3.6 Clock Sources . . . . . . . . . . . . . . . . . . . . . . . . . . 42316.3.7 Input Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . 42316.3.8 Edge Polarity . . . . . . . . . . . . . . . . . . . . . . . . . . 42416.3.9 PRS and PCNTn_S0IN,PCNTn_S1IN Inputs . . . . . . . . . . . . . . . . 42416.3.10 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . 42416.3.11 Cascading Pulse Counters. . . . . . . . . . . . . . . . . . . . . . 426

16.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 427

16.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 42816.5.1 PCNTn_CTRL - Control Register (Async Reg) . . . . . . . . . . . . . . . 428


16.5.2 PCNTn_CMD - Command Register (Async Reg) . . . . . . . . . . . . . . 43216.5.3 PCNTn_STATUS - Status Register . . . . . . . . . . . . . . . . . . . 43216.5.4 PCNTn_CNT - Counter Value Register . . . . . . . . . . . . . . . . . 43316.5.5 PCNTn_TOP - Top Value Register . . . . . . . . . . . . . . . . . . . 43316.5.6 PCNTn_TOPB - Top Value Buffer Register (Async Reg) . . . . . . . . . . . . 43416.5.7 PCNTn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 43416.5.8 PCNTn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 43516.5.9 PCNTn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 43616.5.10 PCNTn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 43716.5.11 PCNTn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . . 43816.5.12 PCNTn_FREEZE - Freeze Register . . . . . . . . . . . . . . . . . . 44016.5.13 PCNTn_SYNCBUSY - Synchronization Busy Register . . . . . . . . . . . . 44116.5.14 PCNTn_AUXCNT - Auxiliary Counter Value Register . . . . . . . . . . . . 44116.5.15 PCNTn_INPUT - PCNT Input Register . . . . . . . . . . . . . . . . . 44216.5.16 PCNTn_OVSCFG - Oversampling Config Register (Async Reg) . . . . . . . . 443

17. I2C - Inter-Integrated Circuit Interface. . . . . . . . . . . . . . . . . . . . . 44417.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444

17.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444

17.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 44517.3.1 I2C-Bus Overview . . . . . . . . . . . . . . . . . . . . . . . . . 44617.3.2 Enable and Reset . . . . . . . . . . . . . . . . . . . . . . . . . 45017.3.3 Safely Disabling and Changing Slave Configuration. . . . . . . . . . . . . . 45017.3.4 Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . 45017.3.5 Arbitration. . . . . . . . . . . . . . . . . . . . . . . . . . . . 45117.3.6 Buffers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45117.3.7 Master Operation . . . . . . . . . . . . . . . . . . . . . . . . . 45317.3.8 Bus States . . . . . . . . . . . . . . . . . . . . . . . . . . . 46117.3.9 Slave Operation . . . . . . . . . . . . . . . . . . . . . . . . . 46117.3.10 Transfer Automation . . . . . . . . . . . . . . . . . . . . . . . . 46517.3.11 Using 10-bit Addresses . . . . . . . . . . . . . . . . . . . . . . . 46617.3.12 Error Handling . . . . . . . . . . . . . . . . . . . . . . . . . . 46617.3.13 DMA Support . . . . . . . . . . . . . . . . . . . . . . . . . . 46817.3.14 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . 46817.3.15 Wake-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . 468

17.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469

17.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 47017.5.1 I2Cn_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . 47017.5.2 I2Cn_CMD - Command Register . . . . . . . . . . . . . . . . . . . 47317.5.3 I2Cn_STATE - State Register . . . . . . . . . . . . . . . . . . . . . 47417.5.4 I2Cn_STATUS - Status Register . . . . . . . . . . . . . . . . . . . . 47517.5.5 I2Cn_CLKDIV - Clock Division Register . . . . . . . . . . . . . . . . . 47617.5.6 I2Cn_SADDR - Slave Address Register . . . . . . . . . . . . . . . . . 47617.5.7 I2Cn_SADDRMASK - Slave Address Mask Register . . . . . . . . . . . . . 47717.5.8 I2Cn_RXDATA - Receive Buffer Data Register (Actionable Reads) . . . . . . . . 47717.5.9 I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads) . . . . 47817.5.10 I2Cn_RXDATAP - Receive Buffer Data Peek Register . . . . . . . . . . . . 478


17.5.11 I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register . . . . . . . . 47917.5.12 I2Cn_TXDATA - Transmit Buffer Data Register . . . . . . . . . . . . . . 47917.5.13 I2Cn_TXDOUBLE - Transmit Buffer Double Data Register . . . . . . . . . . 48017.5.14 I2Cn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 48117.5.15 I2Cn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 48317.5.16 I2Cn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 48517.5.17 I2Cn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . . 48717.5.18 I2Cn_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . . . 48817.5.19 I2Cn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . . . 489

18. USART - Universal Synchronous Asynchronous Receiver/Transmitter . . . . . . . . 49218.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 492

18.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 493

18.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 49418.3.1 Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . 49518.3.2 Asynchronous Operation. . . . . . . . . . . . . . . . . . . . . . . 49518.3.3 Synchronous Operation . . . . . . . . . . . . . . . . . . . . . . . 51218.3.4 Hardware Flow Control . . . . . . . . . . . . . . . . . . . . . . . 51818.3.5 Debug Halt . . . . . . . . . . . . . . . . . . . . . . . . . . . 51818.3.6 PRS-triggered Transmissions . . . . . . . . . . . . . . . . . . . . . 51818.3.7 PRS RX Input . . . . . . . . . . . . . . . . . . . . . . . . . . 51818.3.8 PRS CLK Input . . . . . . . . . . . . . . . . . . . . . . . . . . 51918.3.9 DMA Support . . . . . . . . . . . . . . . . . . . . . . . . . . 51918.3.10 Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52018.3.11 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . 52518.3.12 IrDA Modulator/ Demodulator . . . . . . . . . . . . . . . . . . . . . 526

18.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 527

18.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 52818.5.1 USARTn_CTRL - Control Register . . . . . . . . . . . . . . . . . . . 52818.5.2 USARTn_FRAME - USART Frame Format Register . . . . . . . . . . . . . 53318.5.3 USARTn_TRIGCTRL - USART Trigger Control Register . . . . . . . . . . . . 53518.5.4 USARTn_CMD - Command Register . . . . . . . . . . . . . . . . . . 53718.5.5 USARTn_STATUS - USART Status Register . . . . . . . . . . . . . . . 53818.5.6 USARTn_CLKDIV - Clock Control Register . . . . . . . . . . . . . . . . 53918.5.7 USARTn_RXDATAX - RX Buffer Data Extended Register (Actionable Reads) . . . . 54018.5.8 USARTn_RXDATA - RX Buffer Data Register (Actionable Reads) . . . . . . . . 54018.5.9 USARTn_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads) 54118.5.10 USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads) . . . . 54218.5.11 USARTn_RXDATAXP - RX Buffer Data Extended Peek Register . . . . . . . . 54218.5.12 USARTn_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register . . . . 54318.5.13 USARTn_TXDATAX - TX Buffer Data Extended Register . . . . . . . . . . . 54418.5.14 USARTn_TXDATA - TX Buffer Data Register . . . . . . . . . . . . . . . 54518.5.15 USARTn_TXDOUBLEX - TX Buffer Double Data Extended Register . . . . . . . 54618.5.16 USARTn_TXDOUBLE - TX Buffer Double Data Register . . . . . . . . . . . 54718.5.17 USARTn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . 54818.5.18 USARTn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . 55018.5.19 USARTn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . 552


18.5.20 USARTn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . 55418.5.21 USARTn_IRCTRL - IrDA Control Register . . . . . . . . . . . . . . . . 55618.5.22 USARTn_INPUT - USART Input Register . . . . . . . . . . . . . . . . 55818.5.23 USARTn_I2SCTRL - I2S Control Register . . . . . . . . . . . . . . . . 56018.5.24 USARTn_TIMING - Timing Register . . . . . . . . . . . . . . . . . . 56218.5.25 USARTn_CTRLX - Control Register Extended . . . . . . . . . . . . . . 56418.5.26 USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays . . . . . . 56518.5.27 USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays . . . . . . 56718.5.28 USARTn_TIMECMP2 - Used to Generate Interrupts and Various Delays . . . . . . 56918.5.29 USARTn_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . . 57118.5.30 USARTn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . 57318.5.31 USARTn_ROUTELOC1 - I/O Routing Location Register . . . . . . . . . . . 578

19. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter . . . . . . . . 58119.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 581

19.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 582

19.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 58319.3.1 Frame Format . . . . . . . . . . . . . . . . . . . . . . . . . . 58419.3.2 Clock Source . . . . . . . . . . . . . . . . . . . . . . . . . . 58419.3.3 Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . 58519.3.4 Data Transmission . . . . . . . . . . . . . . . . . . . . . . . . . 58519.3.5 Data Reception . . . . . . . . . . . . . . . . . . . . . . . . . . 58719.3.6 Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59019.3.7 Half Duplex Communication . . . . . . . . . . . . . . . . . . . . . 59019.3.8 Transmission Delay . . . . . . . . . . . . . . . . . . . . . . . . 59119.3.9 PRS RX Input . . . . . . . . . . . . . . . . . . . . . . . . . . 59219.3.10 DMA Support . . . . . . . . . . . . . . . . . . . . . . . . . . 59219.3.11 Pulse Generator/ Pulse Extender . . . . . . . . . . . . . . . . . . . 59319.3.12 Register Access . . . . . . . . . . . . . . . . . . . . . . . . . 593

19.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 594

19.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 59519.5.1 LEUARTn_CTRL - Control Register (Async Reg) . . . . . . . . . . . . . . 59519.5.2 LEUARTn_CMD - Command Register (Async Reg) . . . . . . . . . . . . . 59819.5.3 LEUARTn_STATUS - Status Register . . . . . . . . . . . . . . . . . . 59919.5.4 LEUARTn_CLKDIV - Clock Control Register (Async Reg) . . . . . . . . . . . 60019.5.5 LEUARTn_STARTFRAME - Start Frame Register (Async Reg) . . . . . . . . . 60019.5.6 LEUARTn_SIGFRAME - Signal Frame Register (Async Reg) . . . . . . . . . . 60119.5.7 LEUARTn_RXDATAX - Receive Buffer Data Extended Register (Actionable Reads) . . 60119.5.8 LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads) . . . . . . 60219.5.9 LEUARTn_RXDATAXP - Receive Buffer Data Extended Peek Register . . . . . . 60219.5.10 LEUARTn_TXDATAX - Transmit Buffer Data Extended Register (Async Reg) . . . . 60319.5.11 LEUARTn_TXDATA - Transmit Buffer Data Register (Async Reg) . . . . . . . . 60419.5.12 LEUARTn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . 60519.5.13 LEUARTn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . 60619.5.14 LEUARTn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . 60719.5.15 LEUARTn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . 60819.5.16 LEUARTn_PULSECTRL - Pulse Control Register (Async Reg) . . . . . . . . . 609


19.5.17 LEUARTn_FREEZE - Freeze Register . . . . . . . . . . . . . . . . . 61019.5.18 LEUARTn_SYNCBUSY - Synchronization Busy Register . . . . . . . . . . . 61119.5.19 LEUARTn_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . 61219.5.20 LEUARTn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . 61319.5.21 LEUARTn_INPUT - LEUART Input Register . . . . . . . . . . . . . . . 616

20. TIMER - Timer/Counter . . . . . . . . . . . . . . . . . . . . . . . . . . 61720.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 617

20.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 618

20.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 61920.3.1 Counter Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 61920.3.2 Compare/Capture Channels . . . . . . . . . . . . . . . . . . . . . 62520.3.3 Dead-Time Insertion Unit. . . . . . . . . . . . . . . . . . . . . . . 63520.3.4 Debug Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 63920.3.5 Interrupts, DMA and PRS Output . . . . . . . . . . . . . . . . . . . . 63920.3.6 GPIO Input/Output . . . . . . . . . . . . . . . . . . . . . . . . . 639

20.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 640

20.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 64120.5.1 TIMERn_CTRL - Control Register . . . . . . . . . . . . . . . . . . . 64120.5.2 TIMERn_CMD - Command Register . . . . . . . . . . . . . . . . . . 64320.5.3 TIMERn_STATUS - Status Register . . . . . . . . . . . . . . . . . . 64420.5.4 TIMERn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . 64720.5.5 TIMERn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . 64820.5.6 TIMERn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 64920.5.7 TIMERn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 65120.5.8 TIMERn_TOP - Counter Top Value Register . . . . . . . . . . . . . . . . 65220.5.9 TIMERn_TOPB - Counter Top Value Buffer Register . . . . . . . . . . . . . 65220.5.10 TIMERn_CNT - Counter Value Register . . . . . . . . . . . . . . . . . 65320.5.11 TIMERn_LOCK - TIMER Configuration Lock Register . . . . . . . . . . . . 65420.5.12 TIMERn_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . . 65520.5.13 TIMERn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . 65620.5.14 TIMERn_ROUTELOC2 - I/O Routing Location Register . . . . . . . . . . . 66120.5.15 TIMERn_CCx_CTRL - CC Channel Control Register . . . . . . . . . . . . 66520.5.16 TIMERn_CCx_CCV - CC Channel Value Register (Actionable Reads) . . . . . . 66820.5.17 TIMERn_CCx_CCVP - CC Channel Value Peek Register . . . . . . . . . . . 66820.5.18 TIMERn_CCx_CCVB - CC Channel Buffer Register . . . . . . . . . . . . . 66920.5.19 TIMERn_DTCTRL - DTI Control Register . . . . . . . . . . . . . . . . 67020.5.20 TIMERn_DTTIME - DTI Time Control Register . . . . . . . . . . . . . . 67220.5.21 TIMERn_DTFC - DTI Fault Configuration Register . . . . . . . . . . . . . 67420.5.22 TIMERn_DTOGEN - DTI Output Generation Enable Register . . . . . . . . . 67620.5.23 TIMERn_DTFAULT - DTI Fault Register . . . . . . . . . . . . . . . . . 67720.5.24 TIMERn_DTFAULTC - DTI Fault Clear Register . . . . . . . . . . . . . . 67820.5.25 TIMERn_DTLOCK - DTI Configuration Lock Register . . . . . . . . . . . . 679

21. LETIMER - Low Energy Timer . . . . . . . . . . . . . . . . . . . . . . . . 68021.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 680

21.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 680


21.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 68121.3.1 Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68121.3.2 Compare Registers . . . . . . . . . . . . . . . . . . . . . . . . 68121.3.3 Top Value . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68221.3.4 Underflow Output Action . . . . . . . . . . . . . . . . . . . . . . . 68821.3.5 PRS Output . . . . . . . . . . . . . . . . . . . . . . . . . . . 69021.3.6 Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69021.3.7 Register Access. . . . . . . . . . . . . . . . . . . . . . . . . . 693

21.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 694

21.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 69521.5.1 LETIMERn_CTRL - Control Register (Async Reg) . . . . . . . . . . . . . . 69521.5.2 LETIMERn_CMD - Command Register . . . . . . . . . . . . . . . . . 69721.5.3 LETIMERn_STATUS - Status Register . . . . . . . . . . . . . . . . . . 69721.5.4 LETIMERn_CNT - Counter Value Register . . . . . . . . . . . . . . . . 69821.5.5 LETIMERn_COMP0 - Compare Value Register 0 (Async Reg) . . . . . . . . . 69821.5.6 LETIMERn_COMP1 - Compare Value Register 1 (Async Reg) . . . . . . . . . 69921.5.7 LETIMERn_REP0 - Repeat Counter Register 0 (Async Reg) . . . . . . . . . . 69921.5.8 LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg) . . . . . . . . . . 70021.5.9 LETIMERn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . 70021.5.10 LETIMERn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . 70121.5.11 LETIMERn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . 70221.5.12 LETIMERn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . 70321.5.13 LETIMERn_SYNCBUSY - Synchronization Busy Register . . . . . . . . . . 70321.5.14 LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . 70421.5.15 LETIMERn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . 70521.5.16 LETIMERn_PRSSEL - PRS Input Select Register . . . . . . . . . . . . . 708

22. CRYOTIMER - Ultra Low Energy Timer/Counter . . . . . . . . . . . . . . . . . 71122.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 711

22.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 711

22.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 71122.3.1 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 71222.3.2 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71322.3.3 Debug Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 71322.3.4 Energy Mode Availability . . . . . . . . . . . . . . . . . . . . . . . 713

22.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 714

22.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 71522.5.1 CRYOTIMER_CTRL - Control Register . . . . . . . . . . . . . . . . . 71522.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration . . . . . . . . . . . . . . 71622.5.3 CRYOTIMER_CNT - Counter Value . . . . . . . . . . . . . . . . . . 71722.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable . . . . . . . . . . . . . . . 71722.5.5 CRYOTIMER_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . 71822.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . 71822.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . 71922.5.8 CRYOTIMER_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . 719

23. ACMP - Analog Comparator . . . . . . . . . . . . . . . . . . . . . . . . 720


23.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 720

23.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 720

23.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 72123.3.1 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . 72123.3.2 Warm-up Time . . . . . . . . . . . . . . . . . . . . . . . . . . 72223.3.3 Response Time . . . . . . . . . . . . . . . . . . . . . . . . . 72223.3.4 Hysteresis . . . . . . . . . . . . . . . . . . . . . . . . . . . 72323.3.5 Input Pin Considerations . . . . . . . . . . . . . . . . . . . . . . . 72423.3.6 Input Selection . . . . . . . . . . . . . . . . . . . . . . . . . . 72423.3.7 Capacitive Sense Mode . . . . . . . . . . . . . . . . . . . . . . 72523.3.8 Interrupts and PRS Output . . . . . . . . . . . . . . . . . . . . . . 72723.3.9 Output to GPIO . . . . . . . . . . . . . . . . . . . . . . . . . 72723.3.10 APORT Conflicts . . . . . . . . . . . . . . . . . . . . . . . . 72723.3.11 Supply Voltage Monitoring . . . . . . . . . . . . . . . . . . . . . 727

23.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 728

23.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 72923.5.1 ACMPn_CTRL - Control Register . . . . . . . . . . . . . . . . . . . 72923.5.2 ACMPn_INPUTSEL - Input Selection Register . . . . . . . . . . . . . . . 73223.5.3 ACMPn_STATUS - Status Register . . . . . . . . . . . . . . . . . . . 73723.5.4 ACMPn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . 73723.5.5 ACMPn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 73823.5.6 ACMPn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 73923.5.7 ACMPn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 74023.5.8 ACMPn_APORTREQ - APORT Request Status Register . . . . . . . . . . . 74123.5.9 ACMPn_APORTCONFLICT - APORT Conflict Status Register . . . . . . . . . 74223.5.10 ACMPn_HYSTERESIS0 - Hysteresis 0 Register . . . . . . . . . . . . . . 74423.5.11 ACMPn_HYSTERESIS1 - Hysteresis 1 Register . . . . . . . . . . . . . . 74523.5.12 ACMPn_ROUTEPEN - I/O Routing Pine Enable Register . . . . . . . . . . . 74623.5.13 ACMPn_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . . 747

24. ADC - Analog to Digital Converter . . . . . . . . . . . . . . . . . . . . . . 74924.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 749

24.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750

24.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 75124.3.1 Clock Selection . . . . . . . . . . . . . . . . . . . . . . . . . . 75224.3.2 Conversions . . . . . . . . . . . . . . . . . . . . . . . . . . . 75324.3.3 ADC Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . 75324.3.4 Warm-up Time . . . . . . . . . . . . . . . . . . . . . . . . . . 75524.3.5 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . 75624.3.6 Input Pin Considerations . . . . . . . . . . . . . . . . . . . . . . . 75624.3.7 Input Selection . . . . . . . . . . . . . . . . . . . . . . . . . . 75724.3.8 Reference Selection and Input Range Definition . . . . . . . . . . . . . . . 76124.3.9 Programming of Bias Current . . . . . . . . . . . . . . . . . . . . . 76424.3.10 Feature Set . . . . . . . . . . . . . . . . . . . . . . . . . . . 76524.3.11 Interrupts, PRS Output . . . . . . . . . . . . . . . . . . . . . . . 77024.3.12 DMA Request . . . . . . . . . . . . . . . . . . . . . . . . . . 77024.3.13 Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . 771


24.3.14 EM2 DeepSleep or EM3 Stop Operation . . . . . . . . . . . . . . . . . 77224.3.15 ASYNC ADC_CLK Usage Restrictions and Benefits . . . . . . . . . . . . . 77224.3.16 Window Compare Function . . . . . . . . . . . . . . . . . . . . . 77324.3.17 ADC Programming Model . . . . . . . . . . . . . . . . . . . . . . 773

24.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 774

24.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 77524.5.1 ADCn_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . 77524.5.2 ADCn_CMD - Command Register . . . . . . . . . . . . . . . . . . . 77824.5.3 ADCn_STATUS - Status Register . . . . . . . . . . . . . . . . . . . 77924.5.4 ADCn_SINGLECTRL - Single Channel Control Register . . . . . . . . . . . . 78024.5.5 ADCn_SINGLECTRLX - Single Channel Control Register Continued . . . . . . . 78524.5.6 ADCn_SCANCTRL - Scan Control Register . . . . . . . . . . . . . . . . 78824.5.7 ADCn_SCANCTRLX - Scan Control Register Continued . . . . . . . . . . . 79124.5.8 ADCn_SCANMASK - Scan Sequence Input Mask Register . . . . . . . . . . . 79424.5.9 ADCn_SCANINPUTSEL - Input Selection Register for Scan Mode . . . . . . . . 79624.5.10 ADCn_SCANNEGSEL - Negative Input Select Register for Scan . . . . . . . . 79924.5.11 ADCn_CMPTHR - Compare Threshold Register . . . . . . . . . . . . . . 80124.5.12 ADCn_BIASPROG - Bias Programming Register for Various Analog Blocks Used in ADC Op-

eration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80224.5.13 ADCn_CAL - Calibration Register . . . . . . . . . . . . . . . . . . . 80324.5.14 ADCn_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 80524.5.15 ADCn_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 80624.5.16 ADCn_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 80724.5.17 ADCn_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 80824.5.18 ADCn_SINGLEDATA - Single Conversion Result Data (Actionable Reads) . . . . . 80924.5.19 ADCn_SCANDATA - Scan Conversion Result Data (Actionable Reads) . . . . . . 80924.5.20 ADCn_SINGLEDATAP - Single Conversion Result Data Peek Register . . . . . . 81024.5.21 ADCn_SCANDATAP - Scan Sequence Result Data Peek Register . . . . . . . . 81024.5.22 ADCn_SCANDATAX - Scan Sequence Result Data + Data Source Register (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81124.5.23 ADCn_SCANDATAXP - Scan Sequence Result Data + Data Source Peek Register . . 81124.5.24 ADCn_APORTREQ - APORT Request Status Register . . . . . . . . . . . 81224.5.25 ADCn_APORTCONFLICT - APORT Conflict Status Register . . . . . . . . . . 81324.5.26 ADCn_SINGLEFIFOCOUNT - Single FIFO Count Register . . . . . . . . . . 81424.5.27 ADCn_SCANFIFOCOUNT - Scan FIFO Count Register . . . . . . . . . . . 81424.5.28 ADCn_SINGLEFIFOCLEAR - Single FIFO Clear Register . . . . . . . . . . . 81524.5.29 ADCn_SCANFIFOCLEAR - Scan FIFO Clear Register . . . . . . . . . . . . 81524.5.30 ADCn_APORTMASTERDIS - APORT Bus Master Disable Register . . . . . . . 816

25. IDAC - Current Digital to Analog Converter. . . . . . . . . . . . . . . . . . . 81925.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 819

25.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 819

25.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 82025.3.1 Current Programming . . . . . . . . . . . . . . . . . . . . . . . 82025.3.2 IDAC Enable and Warm-up . . . . . . . . . . . . . . . . . . . . . . 82025.3.3 Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . 82025.3.4 APORT Configuration . . . . . . . . . . . . . . . . . . . . . . . . 82125.3.5 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 821


25.3.6 Minimizing Output Transition . . . . . . . . . . . . . . . . . . . . . 82125.3.7 Duty Cycle Configuration. . . . . . . . . . . . . . . . . . . . . . . 82125.3.8 Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . 82125.3.9 PRS Triggered Charge Injection . . . . . . . . . . . . . . . . . . . . 822

25.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 822

25.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 82325.5.1 IDAC_CTRL - Control Register . . . . . . . . . . . . . . . . . . . . 82325.5.2 IDAC_CURPROG - Current Programming Register . . . . . . . . . . . . . 82525.5.3 IDAC_DUTYCONFIG - Duty Cycle Configuration Register . . . . . . . . . . . 82625.5.4 IDAC_STATUS - Status Register . . . . . . . . . . . . . . . . . . . 82625.5.5 IDAC_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 82725.5.6 IDAC_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 82725.5.7 IDAC_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . . 82825.5.8 IDAC_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . . 82825.5.9 IDAC_APORTREQ - APORT Request Status Register . . . . . . . . . . . . 82925.5.10 IDAC_APORTCONFLICT - APORT Request Status Register . . . . . . . . . 829

26. GPCRC - General Purpose Cyclic Redundancy Check . . . . . . . . . . . . . . 83026.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 830

26.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 830

26.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 83126.3.1 Polynomial Specification . . . . . . . . . . . . . . . . . . . . . . . 83226.3.2 Input and Output Specification . . . . . . . . . . . . . . . . . . . . . 83226.3.3 Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . 83226.3.4 DMA Usage . . . . . . . . . . . . . . . . . . . . . . . . . . . 83226.3.5 Byte-Level Bit Reversal and Byte Reordering . . . . . . . . . . . . . . . . 833

26.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 835

26.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 83626.5.1 GPCRC_CTRL - Control Register . . . . . . . . . . . . . . . . . . . 83626.5.2 GPCRC_CMD - Command Register . . . . . . . . . . . . . . . . . . 83726.5.3 GPCRC_INIT - CRC Init Value . . . . . . . . . . . . . . . . . . . . 83726.5.4 GPCRC_POLY - CRC Polynomial Value . . . . . . . . . . . . . . . . . 83826.5.5 GPCRC_INPUTDATA - Input 32-bit Data Register . . . . . . . . . . . . . . 83826.5.6 GPCRC_INPUTDATAHWORD - Input 16-bit Data Register . . . . . . . . . . . 83926.5.7 GPCRC_INPUTDATABYTE - Input 8-bit Data Register . . . . . . . . . . . . 83926.5.8 GPCRC_DATA - CRC Data Register . . . . . . . . . . . . . . . . . . 84026.5.9 GPCRC_DATAREV - CRC Data Reverse Register . . . . . . . . . . . . . 84026.5.10 GPCRC_DATABYTEREV - CRC Data Byte Reverse Register . . . . . . . . . 841

27. CRYPTO - Crypto Accelerator. . . . . . . . . . . . . . . . . . . . . . . . 84227.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 842

27.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 843

27.3 Usage and Programming Interface . . . . . . . . . . . . . . . . . . . . . 843

27.4 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 84427.4.1 Data and Key Registers . . . . . . . . . . . . . . . . . . . . . . . 84527.4.2 Instructions and Execution . . . . . . . . . . . . . . . . . . . . . . 847


27.4.3 Repeated Sequence . . . . . . . . . . . . . . . . . . . . . . . . 85227.4.4 AES. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85327.4.5 SHA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85527.4.6 ECC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85527.4.7 GCM and GMAC . . . . . . . . . . . . . . . . . . . . . . . . . 85627.4.8 DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85627.4.9 BUFC Data Transfer . . . . . . . . . . . . . . . . . . . . . . . . 85827.4.10 Debugging . . . . . . . . . . . . . . . . . . . . . . . . . . . 85927.4.11 Example: Cipher Block Chaining (CBC) . . . . . . . . . . . . . . . . . 859

27.5 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 862

27.6 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 86427.6.1 CRYPTO_CTRL - Control Register . . . . . . . . . . . . . . . . . . . 86427.6.2 CRYPTO_WAC - Wide Arithmetic Configuration . . . . . . . . . . . . . . 86727.6.3 CRYPTO_CMD - Command Register . . . . . . . . . . . . . . . . . . 86927.6.4 CRYPTO_STATUS - Status Register . . . . . . . . . . . . . . . . . . 87427.6.5 CRYPTO_DSTATUS - Data Status Register . . . . . . . . . . . . . . . . 87527.6.6 CRYPTO_CSTATUS - Control Status Register . . . . . . . . . . . . . . . 87627.6.7 CRYPTO_KEY - KEY Register Access (No Bit Access) (Actionable Reads) . . . . . 87727.6.8 CRYPTO_KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads) . 87827.6.9 CRYPTO_SEQCTRL - Sequence Control . . . . . . . . . . . . . . . . 87927.6.10 CRYPTO_SEQCTRLB - Sequence Control B . . . . . . . . . . . . . . . 88027.6.11 CRYPTO_IF - AES Interrupt Flags . . . . . . . . . . . . . . . . . . . 88127.6.12 CRYPTO_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . 88227.6.13 CRYPTO_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . 88327.6.14 CRYPTO_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . 88427.6.15 CRYPTO_SEQ0 - Sequence Register 0 . . . . . . . . . . . . . . . . . 88427.6.16 CRYPTO_SEQ1 - Sequence Register 1 . . . . . . . . . . . . . . . . . 88527.6.17 CRYPTO_SEQ2 - Sequence Register 2 . . . . . . . . . . . . . . . . . 88527.6.18 CRYPTO_SEQ3 - Sequence Register 3 . . . . . . . . . . . . . . . . . 88627.6.19 CRYPTO_SEQ4 - Sequence Register 4 . . . . . . . . . . . . . . . . . 88627.6.20 CRYPTO_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads) . . . 88727.6.21 CRYPTO_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads) . . . 88727.6.22 CRYPTO_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads) . . . 88827.6.23 CRYPTO_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads) . . . 88827.6.24 CRYPTO_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads) .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88927.6.25 CRYPTO_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reads)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88927.6.26 CRYPTO_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reads)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89027.6.27 CRYPTO_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89027.6.28 CRYPTO_DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access) . . . . 89127.6.29 CRYPTO_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access) . . . . 89127.6.30 CRYPTO_DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access) . . . . 89227.6.31 CRYPTO_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access) . . . . 89227.6.32 CRYPTO_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads) . . 89327.6.33 CRYPTO_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads) . . 893


27.6.34 CRYPTO_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads) . . 89427.6.35 CRYPTO_DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads) . . 89427.6.36 CRYPTO_DDATA4 - DDATA4 Register Access (No Bit Access) (Actionable Reads) . . 89527.6.37 CRYPTO_DDATA0BIG - DDATA0 Register Big Endian Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89527.6.38 CRYPTO_DDATA0BYTE - DDATA0 Register Byte Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89627.6.39 CRYPTO_DDATA1BYTE - DDATA1 Register Byte Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89627.6.40 CRYPTO_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (No Bit Access) . . . 89727.6.41 CRYPTO_QDATA0 - QDATA0 Register Access (No Bit Access) (Actionable Reads) . . 89727.6.42 CRYPTO_QDATA1 - QDATA1 Register Access (No Bit Access) (Actionable Reads) . . 89827.6.43 CRYPTO_QDATA1BIG - QDATA1 Register Big Endian Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89827.6.44 CRYPTO_QDATA0BYTE - QDATA0 Register Byte Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89927.6.45 CRYPTO_QDATA1BYTE - QDATA1 Register Byte Access (No Bit Access) (Actionable

Reads) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 899

28. GPIO - General Purpose Input/Output. . . . . . . . . . . . . . . . . . . . . 90028.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 900

28.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 901

28.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 90228.3.1 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . 90328.3.2 EM4 Wake-up . . . . . . . . . . . . . . . . . . . . . . . . . . 90628.3.3 EM4 Retention . . . . . . . . . . . . . . . . . . . . . . . . . . 90628.3.4 Alternate Functions . . . . . . . . . . . . . . . . . . . . . . . . 90728.3.5 Interrupt Generation . . . . . . . . . . . . . . . . . . . . . . . . 90728.3.6 Output to PRS . . . . . . . . . . . . . . . . . . . . . . . . . . 90928.3.7 Synchronization. . . . . . . . . . . . . . . . . . . . . . . . . . 909

28.4 Register Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 910

28.5 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 91228.5.1 GPIO_Px_CTRL - Port Control Register . . . . . . . . . . . . . . . . . 91228.5.2 GPIO_Px_MODEL - Port Pin Mode Low Register . . . . . . . . . . . . . . 91428.5.3 GPIO_Px_MODEH - Port Pin Mode High Register . . . . . . . . . . . . . . 91928.5.4 GPIO_Px_DOUT - Port Data Out Register . . . . . . . . . . . . . . . . 92428.5.5 GPIO_Px_DOUTTGL - Port Data Out Toggle Register . . . . . . . . . . . . 92428.5.6 GPIO_Px_DIN - Port Data in Register . . . . . . . . . . . . . . . . . . 92528.5.7 GPIO_Px_PINLOCKN - Port Unlocked Pins Register . . . . . . . . . . . . . 92528.5.8 GPIO_Px_OVTDIS - Over Voltage Disable for All Modes . . . . . . . . . . . 92628.5.9 GPIO_EXTIPSELL - External Interrupt Port Select Low Register . . . . . . . . . 92728.5.10 GPIO_EXTIPSELH - External Interrupt Port Select High Register . . . . . . . . 93028.5.11 GPIO_EXTIPINSELL - External Interrupt Pin Select Low Register . . . . . . . . 93328.5.12 GPIO_EXTIPINSELH - External Interrupt Pin Select High Register . . . . . . . . 93628.5.13 GPIO_EXTIRISE - External Interrupt Rising Edge Trigger Register . . . . . . . . 93828.5.14 GPIO_EXTIFALL - External Interrupt Falling Edge Trigger Register . . . . . . . 93928.5.15 GPIO_EXTILEVEL - External Interrupt Level Register . . . . . . . . . . . . 94028.5.16 GPIO_IF - Interrupt Flag Register . . . . . . . . . . . . . . . . . . . 941


28.5.17 GPIO_IFS - Interrupt Flag Set Register . . . . . . . . . . . . . . . . . 94128.5.18 GPIO_IFC - Interrupt Flag Clear Register . . . . . . . . . . . . . . . . 94228.5.19 GPIO_IEN - Interrupt Enable Register . . . . . . . . . . . . . . . . . 94228.5.20 GPIO_EM4WUEN - EM4 Wake Up Enable Register . . . . . . . . . . . . . 94328.5.21 GPIO_ROUTEPEN - I/O Routing Pin Enable Register . . . . . . . . . . . . 94428.5.22 GPIO_ROUTELOC0 - I/O Routing Location Register . . . . . . . . . . . . 94528.5.23 GPIO_INSENSE - Input Sense Register . . . . . . . . . . . . . . . . . 94528.5.24 GPIO_LOCK - Configuration Lock Register . . . . . . . . . . . . . . . 946

29. APORT - Analog Port . . . . . . . . . . . . . . . . . . . . . . . . . . . 94729.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 947

29.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 947

29.3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . 94829.3.1 I/O Pin Considerations . . . . . . . . . . . . . . . . . . . . . . . 94829.3.2 APORT ABUS Naming . . . . . . . . . . . . . . . . . . . . . . . 94929.3.3 Managing ABUSes. . . . . . . . . . . . . . . . . . . . . . . . . 952

30. Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 954

Appendix 1. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 955


1. About This Document

1.1 Introduction

This document contains reference material for the EFR32xG1 Wireless Gecko devices. All modules and peripherals in the EFR32xG1Wireless Gecko devices are described in general terms. Not all modules are present in all devices and the feature set for each devicemight vary. Such differences, including pinout, are covered in the device data sheets and applicable errata documents.

1.2 Conventions

Register Names

Register names are given with a module name prefix followed by the short register name:

TIMERn_CTRL - Control Register

The "n" denotes the module number for modules which can exist in more than one instance.

Some registers are grouped which leads to a group name following the module prefix:

GPIO_Px_DOUT - Port Data Out Register

The "x" denotes the different ports.

Bit Fields

Registers contain one or more bit fields which can be 1 to 32 bits wide. Bit fields wider than 1 bit are given with start (x) and stop (y) bit[y:x].

Bit fields containing more than one bit are unsigned integers unless otherwise is specified.

Unspecified bit field settings must not be used, as this may lead to unpredictable behaviour.

Address

The address for each register can be found by adding the base address of the module found in the Memory Map (see Figure 4.2 Sys-tem Address Space With Core and Code Space Listing on page 39), and the offset address for the register (found in module RegisterMap).

Access Type

The register access types used in the register descriptions are explained in Table 1.1 Register Access Types on page 23.

Table 1.1. Register Access Types

Access Type Description

R Read only. Writes are ignored

RW Readable and writable

RW1 Readable and writable. Only writes to 1 have effect

(R)W1 Sometimes readable. Only writes to 1 have effect. Currently onlyused for IFC registers (see 3.3.1.2 IFC Read-clear Operation)

W1 Read value undefined. Only writes to 1 have effect

W Write only. Read value undefined.

RWH Readable, writable, and updated by hardware

RW(nB), RWH(nB), etc. "(nB)" suffix indicates that register explicitly does not support pe-ripheral bit set or clear (see 4.2.3 Peripheral Bit Set and Clear)

RW(a), R(a), etc. "(a)" suffix indicates that register has actionable reads (see7.3.6 Debugger Reads of Actionable Registers)

Number format

Reference ManualAbout This Document


0x prefix is used for hexadecimal numbers

0b prefix is used for binary numbers

Numbers without prefix are in decimal representation.

Reserved

Registers and bit fields marked with reserved are reserved for future use. These should be written to 0 unless otherwise stated in theRegister Description. Reserved bits might be read as 1 in future devices.

Reset Value

The reset value denotes the value after reset.

Registers denoted with X have unknown value out of reset and need to be initialized before use. Note that read-modify-write operationson these registers before they are initialized results in undefined register values.

Pin Connections

Pin connections are given with a module prefix followed by a short pin name:

CMU_CLKOUT1 (Clock management unit, clock output pin number 1)

The location for the pin names given in the module documentation can be found in the device-specific data sheet.

1.3 Related Documentation

Further documentation on the EFR32xG1 Wireless Gecko devices and the ARM Cortex-M4 can be found at the Silicon Labs and ARMweb pages:

www.silabs.com

www.arm.com

Reference ManualAbout This Document


http://www.silabs.comhttp://www.arm.com

2. System Overview

43210

Quick Facts

What?

The EFR32 Wireless Gecko is a highly integrated,configurable and low power wireless System-on-Chip (SoC) with a robust set of MCU and radio pe-ripherals.

Why?

The Radio enables support for Bluetooth Smart(BLE), ZigBee, Thread and Proprietary Protocols in2.4 GHz and sub-GHz frequency bands while theMCU system allows customized protocols and appli-cations to run efficiently.

How?

Dynamic or fixed packet lengths, optional addressrecognition, and flexible CRC and crypto schemesmakes the EFR32xG1 Wireless Gecko ideal formany low power wireless IoT applications. High per-formance analog and digital peripherals allows com-plete applications to run on the EFR32xG1 WirelessGecko SoC.

2.1 Introduction

The high level features of EFR32xG1 Wireless Gecko include:

• High performance radio transceiver• Dual-band operation• Low power consumption in transmit, receive, and standby modes• Excellent receiver performance, including sensitivity, selectivity and blocking• Excellent transmitter performance, including programmable output power, low phase noise and PA ramping• Ultra Low Energy RF Detection for wake-up from any Energy Mode, through RFSENSE

• Configurable protocol support, including standards and customer developed protocols• Preamble and frame synchronization insertion in transmit and recovery in receive• Flexible CRC support, including configurable polynomial and multiple CRCs for single data frames• Basic address filtering performed in hardware

• High performance, low power MCU system• High Performance 32-bit ARM Cortex-M4 CPU• Flexible and efficient energy management• Complete set of digital peripherals• Peripheral Reflex System (PRS)• Precision analog interfaces

• Low external component count• Fully integrated 2.4 GHz BALUN• Integrated tunable crystal loading capacitors

A further introduction to the MCU and radio system is included in the following sections.

Note:

Detailed performance numbers, current consumption, pinout etc. is available in the device data sheet.

Reference ManualSystem Overview


2.2 Block Diagrams

The block diagram for the EFR32xG1 Wireless Gecko System-On-Chip series is shown in (Figure 2.1 EFR32xG1 Wireless Gecko Sys-tem-On-Chip Block Diagram on page 26).

Lowest power mode with peripheral operational:

EM3—StopEM2—Deep SleepEM1—Sleep EM4—Hibernate EM4—ShutoffEM0—Active

32-bit bus

Peripheral Reflex System

Timers and Triggers

Real Time Counter and

Calendar

Cryotimer

Timer/Counter

Low Energy Timer

Pulse Counter

Watchdog Timer

Protocol Timer

Serial Interfaces

I/O Ports Analog Interfaces

USART

Low Energy UARTTM

I2C

External Interrupts

General Purpose I/O

Pin Reset

Pin Wakeup

ADC

IDAC

Analog Comparator

Radio Transceiver

DEMOD

AGC

IFADC

CR

C

BU

FCRFSENSE

MOD

FRC

RA

C

Frequency Synthesizer

PGAPA

I

Q

RF FrontendLNA

RFSENSE

PA

I

Q

RF FrontendLNA

To 2.4 GHz receive I/Q mixers and PA

To Sub GHz receive I/Q mixers and PA

To Sub GHz and 2.4 GHz PA

Sub GHz

2.4 GHz

BALUN

Core / Memory

Flash Program Memory RAM Memory

ARM CortexTM M4 processorwith DSP extensions and FPU

Memory Protection Unit

Debug Interface DMA Controlller

Other

CRYPTO

CRC

Clock Management

High Frequency Crystal Oscillator

High FrequencyRC Oscillator

Low Frequency Crystal Oscillator

Low FrequencyRC Oscillator

Auxiliary High Frequency RC

Oscillator

Energy Management

Voltage Monitor

Brown-Out Detector

Power-On ResetDC/DC Regulator

Voltage Regulators

Ultra Low Frequency RC

Oscillator

Figure 2.1. EFR32xG1 Wireless Gecko System-On-Chip Block Diagram

Reference ManualSystem Overview


2.3 MCU Features Overview

• ARMCortex-M4 CPU platform• High Performanc

EFR32xG1 Wireless Gecko Reference Manual · EFR32xG1 Wireless Gecko Reference Manual The Wireless...

Documents

Transcript of EFR32xG1 Wireless Gecko Reference Manual · EFR32xG1 Wireless Gecko Reference Manual The Wireless...