EE 365
description
Transcript of EE 365
![Page 1: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/1.jpg)
EE 365
CMOS gatesElectrical characteristics and timing
TTL gates
![Page 2: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/2.jpg)
CMOS NAND Gates
• Use 2n transistors for n-input gate
![Page 3: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/3.jpg)
• CMOS NAND -- switch model
![Page 4: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/4.jpg)
• CMOS NAND -- more inputs (3)
![Page 5: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/5.jpg)
• Inherent inversion. • Non-inverting buffer:
![Page 6: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/6.jpg)
• 2-input AND gate:
![Page 7: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/7.jpg)
CMOS NOR Gates
• Like NAND -- 2n transistors for n-input gate
![Page 8: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/8.jpg)
NAND vs. NOR
• For a given silicon area, PMOS transistors are “weaker” than NMOS transistors.
NAND NOR
• Result: NAND gates are preferred in CMOS.
![Page 9: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/9.jpg)
Limited # of inputs in one gate
• 8-input CMOS NAND
![Page 10: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/10.jpg)
Fancy stuff
• CMOS AND-OR-INVERT gate
![Page 11: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/11.jpg)
CMOS Electrical Characteristics
• Digital analysis works only if circuits are operated in spec:– Power supply voltage– Temperature– Input-signal quality– Output loading
• Must do some “analog” analysis to prove that circuits are operated in spec.– Fanout specs– Timing analysis (setup and hold times)
![Page 12: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/12.jpg)
DC Loading
• An output must sink current from a load when the output is in the LOW state.
• An output must source current to a load when the output is in the HIGH state.
![Page 13: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/13.jpg)
Output-voltage drops
• Resistance of “off” transistor is > 1 Megohm, but resistance of “on” transistor is nonzero,– Voltage drops across “on” transistor, V = IR
• For “CMOS” loads, current and voltage drop are negligible.
• For TTL inputs, LEDs, terminations, or other resistive loads, current and voltage drop are significant and must be calculated.
![Page 14: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/14.jpg)
Example loading calculation
• Need to know “on” and “off” resistances of output transistors, and know the characteristics of the load.
![Page 15: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/15.jpg)
Calculate for LOW and HIGH state
![Page 16: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/16.jpg)
Limitation on DC load
• If too much load, output voltage will go outside of valid logic-voltage range.
• VOHmin, VIHmin
• VOLmax, VILmax
![Page 17: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/17.jpg)
Output-drive specs
• VOLmax and VOHmin are specified for certain output-current values, IOLmax and IOHmax.– No need to know details about the output circuit,
only the load.
![Page 18: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/18.jpg)
Input-loading specs
• Each gate input requires a certain amount of current to drive it in the LOW state and in the HIGH state.– IIL and IIH
– These amounts are specified by the manufacturer.
• Fanout calculation– (LOW state) The sum of the IIL values of the driven
inputs may not exceed IOLmax of the driving output.
– (HIGH state) The sum of the IIH values of the driven inputs may not exceed IOHmax of the driving output.
– Need to do Thevenin-equivalent calculation for non-gate loads (LEDs, termination resistors, etc.)
![Page 19: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/19.jpg)
Manufacturer’s data sheet
![Page 20: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/20.jpg)
TTL Electrical Characteristics
![Page 21: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/21.jpg)
TTL LOW-State Behavior
![Page 22: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/22.jpg)
TTL HIGH-State Behavior
![Page 23: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/23.jpg)
TTL Logic Levels and Noise Margins
• Asymmetric, unlike CMOS
• CMOS can be made compatible with TTL– “T” CMOS logic families
![Page 24: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/24.jpg)
CMOS vs. TTL Levels
CMOS levels TTL levels
CMOS with TTL Levels-- HCT, FCT, VHCT, etc.
![Page 25: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/25.jpg)
Fig 3-84
![Page 26: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/26.jpg)
![Page 27: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/27.jpg)
TTL differences from CMOS
• Asymmetric input and output characteristics.• Inputs source significant current in the LOW
state, leakage current in the HIGH state.• Output can handle much more current in the
LOW state (saturated transistor).• Output can source only limited current in the
HIGH state (resistor plus partially-on transistor).• TTL has difficulty driving “pure” CMOS inputs
because VOH = 2.4 V (except “T” CMOS).
![Page 28: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/28.jpg)
AC Loading
• AC loading has become a critical design factor as industry has moved to pure CMOS systems.– CMOS inputs have very high impedance, DC loading
is negligible.– CMOS inputs and related packaging and wiring have
significant capacitance.– Time to charge and discharge capacitance is a major
component of delay.
![Page 29: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/29.jpg)
Transition times
![Page 30: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/30.jpg)
Circuit for transition-time analysis
![Page 31: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/31.jpg)
HIGH-to-LOW transition
![Page 32: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/32.jpg)
Exponential fall time
t = RC time constantexponential formulas, e-t/RC
![Page 33: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/33.jpg)
LOW-to-HIGH transition
![Page 34: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/34.jpg)
Exponential rise time
![Page 35: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/35.jpg)
Transition-time considerations
• Higher capacitance ==> more delay• Higher on-resistance ==> more delay• Lower on-resistance requires bigger
transistors• Slower transition times ==> more power
dissipation (output stage partially shorted)• Faster transition times ==> worse
transmission-line effects (Chapter 11)• Higher capacitance ==> more power
dissipation (CV2f power), regardless of rise and fall time
![Page 36: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/36.jpg)
Open-drain outputs
• No PMOS transistor, use resistor pull-up
![Page 37: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/37.jpg)
What good is it?
• Open-drain bus
• Problem -- really bad rise time
![Page 38: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/38.jpg)
Open-drain transition times
• Pull-up resistance is larger than a PMOS transistor’s “on” resistance.
• Can reduce rise time by reducing pull-up resistor value– But not too much
![Page 39: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/39.jpg)
Important Tables in Chapter 3
![Page 40: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/40.jpg)
![Page 41: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/41.jpg)
![Page 42: EE 365](https://reader035.fdocuments.us/reader035/viewer/2022062518/56814417550346895db0b551/html5/thumbnails/42.jpg)