E-Voting Machine
description
Transcript of E-Voting Machine
![Page 1: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/1.jpg)
E-Voting Machine
• Group M1• Bohyun Jessica Kim• Jonathan Chiang• Chi Ho Yoon• Donald Cober
Mon, Nov 3Layout, Layout, Layout
Secure Electronic Voting Terminal
![Page 2: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/2.jpg)
Status
• FSMs are not complete (3/4 done)• Layout finished for COMMs block but not
globally connected• SRAMs and row decoders finished• Transistors:
88780 Layout:6964
LVS:6652
640:Analog Sim
![Page 3: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/3.jpg)
COMMS Full Schematic
Components
FF 8 bit (2)
FF_C 16 bit (1)
XOR 8 bit (4)
Inv (1)
FA 8bit (4)
FA 16 bit (1)
FA shift 4/5 bit (4)
8 bit 2:1 MUX(4)
![Page 4: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/4.jpg)
COMMS Layout Status Update
•Layout finished and LVS’ed for both 8-bit encryption parts
•Layout finished for 16-bit sum generator (16 bit adder + flip-flop)
•Need to do global routing to hook up all 8-bit and16-bit parts
•Size got a little bigger (before: 66 by 80, now: 77 by 80) – because of added functions (FF that clears, muxes, etc)
•Roadblock 2:1 8-bit MUX layout: Very difficult to wire I/O from covered M1,
hard to pull contact. Already tried multiple versions of 1 bit cell MUX.
![Page 5: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/5.jpg)
Revisit MUXES
Old New
Preserves 5.7150 height .Eliminates metal 2 interconnectA lot easier for routing
Problem: Minimum contact to P-well diffusion of 8-bit flip flop spacing 0.45 is violated with new design.
![Page 6: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/6.jpg)
Comms 8-bit Cipher Encryption Schematics
Components
FF 8 bit (2)
XOR 8 bit (4)
Inv (1)
FA 8bit (4)
FA shift 4/5 bit (4)
8 bit 2:1 MUX(4)
LVS: Partition LVS into 8-bit and 16-bit segments
![Page 7: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/7.jpg)
Comms 8-bit Layout
![Page 8: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/8.jpg)
Comms 8-bit Layout Instances / M3+M4
![Page 9: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/9.jpg)
Comms 16-bit Layout
![Page 10: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/10.jpg)
Comms 16-bit Layout Instances / M3
![Page 11: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/11.jpg)
After global wiring within COMMS blockit will look like a square
![Page 12: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/12.jpg)
FSM Layout Status Update
Registers are complete, LVSing and simulating
Floorplan of the FSMs are complete
Layout of Random Logic in the FSMs has not been started
FSM supporting blocks (message rom, user input reg, etc ) have not been started
![Page 13: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/13.jpg)
FSM Floorplan
![Page 14: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/14.jpg)
FSM Floorplan
![Page 15: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/15.jpg)
FSM Floorplan
![Page 16: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/16.jpg)
SRAM Layout Status Update
Row decoders are complete and LVSing
Cell Matrix has been confirmed
SRAM layout is known
![Page 17: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/17.jpg)
SRAM Decoder Layout
![Page 18: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/18.jpg)
SRAM Matrix Layout
![Page 19: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/19.jpg)
SRAM and Decoder Layout
![Page 20: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/20.jpg)
Floorplan Old vs New
![Page 21: E-Voting Machine](https://reader035.fdocuments.us/reader035/viewer/2022062322/56814d61550346895dbaab09/html5/thumbnails/21.jpg)
TODO:
For Wednesday: Complete final floorplanComplete FSMs (LVS)Complete COMMs
For Monday: Complete Global interconnectsComplete connection blocks