DS90UB913A-Q1 25-MHz to 100-MHz 10/12-Bit FPD-Link III ... · DSP, FPGA/ µ-Processor/ ECU...

DSP, FPGA/ µ-Processor/

ECU

Deserializer

DS90UB913A-Q1

Serializer

FPD-Link III

Bidirectional Control Channel

DS90UB914A-Q1

Bidirectional Control Bus

Bidirectional Control Bus

Parallel Data In

Parallel Data Out10 or 12

2 2

Megapixel Imager/Sensor

10 or 12

GPO GPIO

4 4

2

HSYNC,VSYNC

2

HSYNC,VSYNC

Copyright © 2016, Texas Instruments Incorporated

Product

Folder

Sample &Buy

Technical

Documents

Tools &

Software

Support &Community

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,intellectual property matters and other important disclaimers. PRODUCTION DATA.

DS90UB913A-Q1SNLS443D –MAY 2013–REVISED OCTOBER 2016

DS90UB913A-Q1 25-MHz to 100-MHz 10/12-Bit FPD-Link III Serializer

1

1 Features1• Qualified for Automotive Applications AEC-Q100

– Device Temperature Grade 2: -40 to +105Ambient Operating Temperature Range

– Device HBM ESD Classification Level ±8kV– Device CDM ESD Classification Level C6

• 25-MHz to 100-MHz Input Pixel Clock Support• Programmable Data Payload:

– 10-bit Payload up to 100 MHz– 12-bit Payload up to 75 MHz

• Continuous Low Latency Bidirectional ControlInterface Channel with I2C Support @400 kHz

• Embedded Clock with DC-Balanced Coding toSupport AC-Coupled Interconnects

• Capable of Driving up to 15m Coaxial or 20mShielded Twisted-Pair Cables

• Robust Power-Over-Coaxial (PoC) Operation• 4 Dedicated General Purpose Input/Output• 1.8-V, 2.8-V or 3.3-V-Compatible Parallel Inputs

on Serializer• Single Power Supply at 1.8 V• ISO 10605 and IEC 61000-4-2 ESD Compliant• Small Serializer Footprint (5 mm x 5 mm)

2 Applications• Automotive

– Surround View Systems (SVS)– Rear and Front View Cameras– Driver Monitor Cameras (DMS)– Remote Satellite RADAR Sensors

• Security and Surveillance• Industrial Machine Vision

3 DescriptionThe DS90UB913A-Q1 device offers an FPD-Link IIIinterface with a high-speed forward channel and abidirectional control channel for data transmissionover a single coaxial cable or differential pair. TheDS90UB913A-Q1 device incorporates differentialsignaling on both the high-speed forward channel andbidirectional control channel data paths. Theserializer/deserializer pair is targeted for connectionsbetween imagers and video processors in an ECU(Electronic Control Unit). This device is ideally suitedfor driving video data requiring up to 12-bit pixeldepth plus two synchronization signals along withbidirectional control channel bus.

Using TI’s embedded clock technology allowstransparent full-duplex communication over a singledifferential pair, carrying asymmetrical-bidirectionalcontrol channel information. This single serial streamsimplifies transferring a wide data bus over PCBtraces and cable by eliminating the skew problemsbetween parallel data and clock paths. Thissignificantly saves system cost by narrowing datapaths that in turn reduce PCB layers, cable width,and connector size and pins. Internal DC-balancedencoding/decoding is used to support AC-coupledinterconnects.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)DS90UB913A-Q1 WQFN (32) 5.00 mm x 5.00 mm

(1) For all available packages, see the orderable addendum atthe end of the data sheet.

Simplified Schematic

http://www.ti.com/product/ds90ub913a-q1?qgpn=ds90ub913a-q1

http://www.ti.com/product/DS90UB913A-Q1?dcmp=dsproject&hqs=pf

http://www.ti.com/product/DS90UB913A-Q1?dcmp=dsproject&hqs=sandbuy&#samplebuy

http://www.ti.com/product/DS90UB913A-Q1?dcmp=dsproject&hqs=td&#doctype2

http://www.ti.com/product/DS90UB913A-Q1?dcmp=dsproject&hqs=sw&#desKit

http://www.ti.com/product/DS90UB913A-Q1?dcmp=dsproject&hqs=support&#community

2

DS90UB913A-Q1SNLS443D –MAY 2013–REVISED OCTOBER 2016 www.ti.com

Product Folder Links: DS90UB913A-Q1

Submit Documentation Feedback Copyright © 2013–2016, Texas Instruments Incorporated

Table of Contents1 Features .................................................................. 12 Applications ........................................................... 13 Description ............................................................. 14 Revision History..................................................... 25 Device Comparison Table ..................................... 46 Pin Configuration and Functions ......................... 47 Specifications......................................................... 6

7.1 Absolute Maximum Ratings ...................................... 67.2 ESD Ratings.............................................................. 67.3 Recommended Operating Conditions....................... 67.4 Thermal Information .................................................. 77.5 Electrical Characteristics........................................... 77.6 Recommended Serializer Timing For PCLK .......... 107.7 AC Timing Specifications (SCL, SDA) - I2C-

Compatible ............................................................... 117.8 Bidirectional Control Bus DC Timing Specifications

(SCL, SDA) - I2C-Compatible ................................. 117.9 Serializer Switching Characteristics........................ 147.10 Typical Characteristics .......................................... 15

8 Detailed Description ............................................ 168.1 Overview ................................................................. 16

8.2 Functional Block Diagram ....................................... 168.3 Feature Description................................................. 178.4 Device Functional Modes........................................ 218.5 Programming .......................................................... 268.6 Register Maps ......................................................... 30

9 Application and Implementation ........................ 369.1 Application Information............................................ 369.2 Typical Applications ................................................ 39

10 Power Supply Recommendations ..................... 4311 Layout................................................................... 44

11.1 Layout Guidelines ................................................. 4411.2 Layout Example .................................................... 45

12 Device and Documentation Support ................. 4712.1 Documentation Support ........................................ 4712.2 Receiving Notification of Documentation Updates 4712.3 Community Resources.......................................... 4712.4 Trademarks ........................................................... 4712.5 Electrostatic Discharge Caution............................ 4712.6 Glossary ................................................................ 47

13 Mechanical, Packaging, and OrderableInformation ........................................................... 47

4 Revision History

Changes from Revision C (April 2016) to Revision D Page

• Added back channel line rate = 5.5 MHz as test condition; also added footnote for clarification between MHz andMbps distinction. ..................................................................................................................................................................... 8

• Removed 'ns' unit from specifications referencing period in units of T. ............................................................................... 10• Updated test condition specs for jitter bandwidth regarding tJIT0, tJIT1, and tJIT2. .................................................................. 10• Added input external oscillator frequency range for pin/freq. .............................................................................................. 10• Added parameter for typical external oscillator frequency stability. ..................................................................................... 10• Added test conditions to tJIND, tJINR, and tJINT. ....................................................................................................................... 14• Added DOUT± as measured output pins for jitter parameters. ............................................................................................ 14• Added note (6) for "Serializer output peak-to-peak total jitter includes deterministic jitter, random jitter, and jitter

transfer from serializer input". .............................................................................................................................................. 14• Added jitter tolerance curve for typical system IJT configuration with DS90UB913A linked to DS90UB914A. .................. 15• Added device functional mode table for external oscillator operation with example XCLKIN = 48MHz. ............................ 21• Revised rise time and delay conditions to include 10% to 90% parameters instead of VIH and VIL. ................................. 37• Changed max rise time for VDDIO and VDD_N to be 5ms instead of 1.5ms during power-up. ............................................... 37

Changes from Revision B (December 2014) to Revision C Page

• Split document into two separate documents for parts DS90UB913A-Q1 and DS90UB914A-Q1. ...................................... 1• Modified Automotive Features ............................................................................................................................................... 1• Updated pin description for DIN to include active/inactive outputs corresponding to MODE setting..................................... 4• Added pin description to GPO pins to leave open if unused. ................................................................................................ 5• Changed Air Discharge ESD Rating (IEC61000-4-2: RD = 330 Ω, CS = 150 pF) to minimum ±25000 V. .......................... 6• Added RTV text to Thermal Information table ........................................................................................................................ 7• Added GPO[3:0] typical pin capacitances. ............................................................................................................................ 7


http://www.ti.com


http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNLS443D&partnum=DS90UB913A-Q1

3

DS90UB913A-Q1www.ti.com SNLS443D –MAY 2013–REVISED OCTOBER 2016


Submit Documentation FeedbackCopyright © 2013–2016, Texas Instruments Incorporated

• Changed Differential Output Voltage minimum specification. ............................................................................................... 8• Changed Single-Ended Output Voltage minimum specification. ............................................................................................ 8• Added Back Channel Differential Input Voltage minimum specification................................................................................. 8• Added Back Channel Single-Ended Input Voltage minimum specification. ........................................................................... 8• Updated IDDT for VDD_n=1.89V, VDDIO=3.6V, RL=100Ω, Random Pattern with f=100 MHz, 10-bit mode to typical

value of 65 mA; value is currently 54 mA............................................................................................................................... 9• Updated IDDT for VDD_n=1.89V, VDDIO=3.6V, RL=100Ω, Random Pattern with f=75 MHz, 12-bit high freq mode to

typical value of 64 mA; value is currently 54 mA.................................................................................................................... 9• Updated IDDT for VDD_n=1.89V, VDDIO=3.6V, RL=100Ω, Random Pattern with f=50 MHz, 12-bit low freq mode to

typical value of 63 mA; value is currently 54 mA. ................................................................................................................. 9• Updated frequency ranges for MODE settings and also revised with correct maximum clock periods. Added footnote

and nominal clock period to be in terms of 'T'. (5).................................................................................................................. 10• Deleted Revised jitter freq. test conditions to be > f/20 and also updated typical values for tjit0and tjit2. ............................. 10• Updated VOL Output Low Level row with revised IOL currents and max VOL voltages, dependent upon VDDIO voltage. ...... 11• Updated Figure 2 title to state ‘“Worst-Case” Test Pattern for Power Consumption’. ......................................................... 12• Added footnote that states the following: “UI – Unit Interval is equivalent to one serialized data bit width. The UI

scales with PCLK frequency.” Add below calculations to footnote. 12-bit LF mode 1 UI = 1 / ( PCLK_Freq. x 28 ) 12-bit HF mode 1 UI = 1 / ( PCLK_Freq. x 2/3 x 28 ) 10-bit mode 1 UI = 1 / ( PCLK_Freq. /2 x 28 ) ..................................... 14

• Updated frequency requirements for 10-bit and 12-bit HF modes. 10-bit mode – 50 MHz to 100 MHz; 12-bit HFmode – 37.5 MHz to 75 MHz; 12-bit LF mode (no change) – 25 MHz to 50 MHz. ............................................................ 16

• Updated register 0x01[1] default value to be “0”. ................................................................................................................. 30• Changed GPO0 Enable for 0x0D[4] to GPO1 Enable.......................................................................................................... 32• Added Inject Forward Channel Error Register 0x2D. ........................................................................................................... 35• Updated power up sequencing information and timing diagram. ........................................................................................ 36• Added description specifying that the voltage applied on VDDIO (1.8 V, 3.3 V) or VDD_n (1.8 V) should be at the input

pin – any board level DC drop should be compensated. .................................................................................................... 43• Added 913A EVM layout example image. ........................................................................................................................... 46

Changes from Revision A (June 2013) to Revision B Page

• Added datasheet flow and layout to conform with new TI standards. Added the following sections: DeviceComparison Table; Handling Ratings; Application and Implementation; Power Supply Recommendations; Layout;Device and Documentation Support; Mechanical, Packaging, and Ordering Information .................................................... 1

• Added additional thermal characteristics................................................................................................................................ 7• Changed typo in Vout test condition from RL=500Ω to RL=50Ω. .......................................................................................... 8• Changed Figure 6 to use VODp-p and to clarify difference between STP and Coax.............................................................. 13• Added Internal Oscillator section to Device Functional Modes ............................................................................................ 23• Added reference to Power over Coax Application report ..................................................................................................... 36• Added power up sequencing information and timing diagram. ............................................................................................ 36


http://www.ti.com



3231

3029

2827

2625

1 2 3 4 5 6 7 8

910

1112

1314

1516

24 23 22 21 20 19 18 17

DS90UB913A-Q1Serializer

VDDIO

DIN[8]

DIN[9]

DIN[10]

DIN[11]

DIN[7]

DIN[6]

DIN

[5]

DIN

[4]

DIN

[3]

DIN

[2]

DIN

[1]

DIN

[0]

VDDCML

VDDT

VDDPLL

PDB

DOUT-

DOUT+

HS

YN

C

VS

YN

C

PC

LK

SC

L

SD

A

ID[x

]

RE

S

MO

DE

GP

O[2

]/ C

LKO

UT

GPO[1]

GPO[0]

VDDDG

PO

[3]/

CLK

IN

DAP = GND

4




5 Device Comparison Table

PART NUMBER FPD-III FUNCTION PACKAGE TRANSMISSION MEDIA PCLK FREQUENCYDS90UB913Q-Q1 Serializer WQFN RTV (32) STP 10 to 100 MHzDS90UB913A-Q1 Serializer WQFN RTV (32) Coax or STP 25 to 100 MHz

6 Pin Configuration and Functions

32-Pin WQFNPackage RTV

Top View

Pin Functions: DS90UB913A-Q1 SerializerPIN

I/O DESCRIPTIONNAME NO.LVCMOS PARALLEL INTERFACE

DIN[0:11]19,20,21,22,23,24,26,27,29,30,31,32

Inputs,LVCMOS

w/ pulldown

Parallel Data Inputs. For 10-bit MODE, parallel inputs DIN[0:9] are active. DIN[10:11] areinactive and should not be used. Any unused inputs (including DIN[10:11]) should be NoConnect. For 12-bit MODE (HF or LF), parallel inputs DIN[0:11] are active. Any unusedinputs should be No Connect.

HSYNC 1Input,

LVCMOSw/ pulldown

Horizontal SYNC Input. Note: HS transition restrictions: 1. 12-bit Low-Frequency mode: NoHS restrictions (raw) 2. 12-bit High-Frequency mode: No HS restrictions (raw) 3. 10-bitmode: HS restricted to no more than one transition per 10 PCLK cycles. Leave open ifunused.

VSYNC 2Input,

LVCMOSw/ pulldown

Vertical SYNC Input. Note: VS transition restrictions: 1. 12-bit Low-Frequency mode: No VSrestrictions (raw) 2. 12-bit High-Frequency mode: No VS restrictions (raw) 3. 10-bit High-Frequency mode: VS restricted to no more than one transition per 10 PCLK cycles. Leaveopen if unused.

PCLK 3Input,

LVCMOSw/ pulldown

Pixel Clock Input Pin. Strobe edge set by TRFB control register.


http://www.ti.com



5




Pin Functions: DS90UB913A-Q1 Serializer (continued)PIN

I/O DESCRIPTIONNAME NO.

(1) See Power-Up Requirements and PDB Pin.

GENERAL PURPOSE OUTPUT (GPO)

GPO[1:0] 16,15 Output,LVCMOS

General-purpose output pins can be configured as outputs; used to control and respond tovarious commands. GPO[1:0] can be configured to be the outputs for input signals comingfrom GPIO[1:0] pins on the Deserializer or can be configured to be outputs of the localregister on the Serializer. Leave open if unused.

GPO[2]/CLKOUT 17 Output,

LVCMOS

GPO[2] pin can be configured to be the output for input signal coming from the GPIO[2] pinon the Deserializer or can be configured to be the output of the local register on theSerializer. It can also be configured to be the output clock pin when the DS90UB913A-Q1device is used in the External Oscillator mode. See Device Functional Modes section for adetailed description of External Oscillator Mode. Leave open if unused.

GPO[3]/CLKIN 18 Input/Output,

LVCMOS

GPO[3] can be configured to be the output for input signals coming from the GPIO[3] pin onthe Deserializer or can be configured to be the output of the local register setting on theSerializer. It can also be configured to be the input clock pin when the DS90UB913A-Q1Serializer is working with an external oscillator. See Device Functional Modes section for adetailed description of External Oscillator Mode. Leave open if unused.

BIDIRECTIONAL CONTROL BUS - I2C-COMPATIBLE

SCL 4 Input/Output,Open Drain

Clock line for the bidirectional control bus communicationSCL requires an external pullup resistor to VDDIO.

SDA 5 Input/Output,Open Drain

Data line for the bidirectional control bus communicationSDA requires an external pullup resistor to VDDIO.

MODE 8 Input, analog

Device Mode SelectResistor (Rmode) to Ground and 10-kΩ pullup to 1.8 V rail. MODE pin on the Serializer canbe used to select whether the system is running off the PCLK from the imager or an externaloscillator. See details in Table 2.

ID[x] 6 Input, analogDevice ID Address SelectThe ID[x] pin on the Serializer is used to assign the I2C device address. Resistor (RID) toGround and 10-kΩ pullup to 1.8 V rail. See Table 6.

CONTROL AND CONFIGURATION

PDB 9Input,

LVCMOSw/ pulldown

Power Down Mode Input PinPDB = H, Serializer is enabled and is ON.PDB = L, Serializer is in Power Down mode. When the Serializer is in Power Down, the PLLis shutdown, and IDD is minimized. Programmed control register data is NOT retained andreset to default values.

RES 7Input,

LVCMOSw/ pulldown

ReservedThis pin MUST be tied LOW.

FPD–Link III INTERFACE

DOUT+ 13 Input/Output,CML

Non-inverting differential output, bidirectional control channel input. The interconnect must beAC Coupled with a 0.1-µF capacitor.

DOUT- 12 Input/Output,CML

Inverting differential output, bidirectional control channel input. The interconnect must be ACCoupled with a 0.1-µF capacitor. For applications using single-ended coaxial interconnect, a0.047-µF AC coupling capacitor should be placed in series with a 50Ω resistor beforeterminating to GND.

POWER AND GROUND (1)

VDDPLL 10 Power,Analog PLL Power, 1.8 V ±5%.

VDDT 11 Power,Analog Tx Analog Power, 1.8 V ±5%.

VDDCML 14 Power,Analog CML & Bidirectional Channel Driver Power, 1.8 V ±5%.

VDDD 28 Power,Digital Digital Power, 1.8 V ±5%.

VDDIO 25 Power,Digital

Power for I/O stage. The single-ended inputs and SDA, SCL are powered from VDDIO. VDDIOcan be connected to a 1.8 V ±5% or 2.8 V ±10% or 3.3 V ±10%.

VSS DAP Ground, DAP DAP must be grounded. DAP is the large metal contact at the bottom side, located at thecenter of the WQFN package. Connected to the ground plane (GND) with at least 9 vias.


http://www.ti.com



6




(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, which do not imply functional operation of the device at these or any other conditions beyond those indicated under RecommendedOperating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7 Specifications

7.1 Absolute Maximum Ratingsover operating free-air temperature range (unless otherwise noted) (1)

MIN MAX UNITSupply Voltage – VDD_n (1.8 V) −0.3 2.5 VSupply Voltage – VDDIO −0.3 4.0 VLVCMOS Input Voltage −0.3 VDDIO + 0.3 VCML Driver I/O Voltage (VDD) -0.3 VDD + 0.3 VJunction Temperature 150 °CStorage temperature range, Tstg −65 150 °C

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.2 ESD RatingsVALUE UNIT

V(ESD)Electrostaticdischarge

Human body model (HBM), per AEC Q100-002 (1) ±8000

VCharged device model (CDM), per AECQ100-011

Corner pins (1, 8, 9, 16,17, 24, 25, 32) ±1000Other pins

ESD Rating (IEC 61000-4-2)RD = 330 Ω, Cs = 150pF

Air Discharge(DOUT+, DOUT-, RIN+, RIN-)

±25000

V

Contact Discharge(DOUT+, DOUT-, RIN+, RIN-)

±7000

ESD Rating (ISO10605)RD = 330 Ω, Cs = 150/330 pFRD = 2 KΩ, Cs = 150/330 pF

Air Discharge(DOUT+, DOUT-, RIN+, RIN-)

±15000

Contact Discharge(DOUT+, DOUT-, RIN+, RIN-)

±8000

(1) Supply noise testing was done with minimum capacitors (as shown on Figure 36, Figure 32 on the PCB. A sinusoidal signal is ACcoupled to the VDD_n (1.8 V) supply with amplitude = 25 mVp-p measured at the device VDD_n pins. Bit error rate testing of input to theSer and output of the Des with 10-meter cable shows no error when the noise frequency on the Ser is less than 1 MHz. The Des on theother hand shows no error when the noise frequency is less than 750 kHz.

7.3 Recommended Operating Conditionsover operating free-air temperature range (unless otherwise noted)

MIN NOM MAX UNITSupply Voltage (VDD_n) 1.71 1.8 1.89 VLVCMOS Supply Voltage (VDDIO= 1.8 V) OR 1.71 1.8 1.89

VLVCMOS Supply Voltage (VDDIO= 3.3 V) OR 3.0 3.3 3.6LVCMOS Supply Voltage (VDDIO= 2.8 V) 2.52 2.8 3.08

Supply Noise (1)

VDD_n (1.8 V) 25mVp-pVDDIO (1.8 V) 25

VDDIO (3.3 V) 50Operating Free Air Temperature (TA) –40 25 105 °CPCLK Clock Frequency 25 100 MHz


http://www.ti.com



7




(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics applicationreport.

7.4 Thermal Information

THERMAL METRIC (1)DS90UB913A-Q1

UNITRTV (WQFN)32 PINS

RθJA Junction-to-ambient thermal resistance 34.9

°C/W

RθJC(top) Junction-to-case (top) thermal resistance 8.8RθJB Junction-to-board thermal resistance 23.4ψJT Junction-to-top characterization parameter 0.3ψJB Junction-to-board characterization parameter 8.8RθJC(bot) Junction-to-case (bottom) thermal resistance 3.4

(1) The Electrical Characteristics tables list verified specifications under the listed Recommended Operating Conditions except as otherwisemodified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are notverified.

(2) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to groundexcept VOD and ΔVOD which are differential voltages.

(3) Typical values represent most likely parametric norms at 1.8 V or 3.3 V, TA = 25°C, and at the Recommended Operation Conditions atthe time of product characterization and are not verified.

7.5 Electrical Characteristics (1) (2) (3)

Over recommended operating supply and temperature ranges unless otherwise specified.PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

LVCMOS DC SPECIFICATIONS 3.3 V I/O (SER INPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)VIH High Level Input Voltage VIN = 3 V to 3.6 V 2 VIN VVIL Low Level Input Voltage VIN = 3 V to 3.6 V GND 0.8 VIIN Input Current VIN = 0 V or 3.6 V, VIN = 3 V to 3.6 V –20 ±1 20 µAVOH High Level Output Voltage VDDIO = 3 V to 3.6 V, IOH = −4 mA 2.4 VDDIO VVOL Low Level Output Voltage VDDIO = 3 V to 3.6 V, IOL = 4 mA GND 0.4 V

IOSOutput Short CircuitCurrent VOUT = 0 V Serializer

GPO Outputs –15 mA

IOZTRI-STATE OutputCurrent

PDB = 0 V,VOUT = 0 V or VDD

SerializerGPO Outputs –20 20 µA

CGPO Pin Capacitance GPO [3:0] 1.5 pFLVCMOS DC SPECIFICATIONS 1.8 V I/O (SER INPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)VIH High Level Input Voltage VIN = 1.71 V to 1.89 V 0.65 VIN VIN VVIL Low Level Input Voltage VIN = 1.71 V to 1.89 V GND 0.35 VIN

IIN Input Current VIN = 0 V or 1.89 V, VIN = 1.71 V to 1.89 V –20 ±1 20 µAVOH High Level Output Voltage VDDIO = 1.71 V to 1.89 V, IOH = −4 mA VDDIO - 0.45 VDDIO VVOL Low Level Output Voltage VDDIO = 1.71 V to 1.89 V IOL = 4 mA GND 0.45 V





SerializerGPO Outputs -20 20 µA

CGPO Pin Capacitance GPO [3:0] 1.5 pF


http://www.ti.com



http://www.ti.com/lit/pdf/spra953

8




Electrical Characteristics(1)(2)(3) (continued)Over recommended operating supply and temperature ranges unless otherwise specified.

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

(4) The back channel frequency (MHz) listed is the frequency of the internal clock used to generate the encoded back channel data stream.The data rate (Mbps) of the encoded back channel stream is the back channel frequency divided by 2.

LVCMOS DC SPECIFICATIONS 2.8 V I/O (SER INPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)VIH High Level Input Voltage VIN = 2.52 V to 3.08 V 0.7 VIN VIN VVIL Low Level Input Voltage VIN = 2.52 V to 3.08 V GND 0.3 VIN

IIN Input Current VIN = 0 V or 3.08 V, VIN = 2.52 V to 3.08 V –20 ±1 20 µAVOH High Level Output Voltage VDDIO = 2.52 V to 3.08 V, IOH = −4 mA VDDIO - 0.4 VDDIO VVOL Low Level Output Voltage VDDIO =2.52 V to 3.08V IOL = 4 mA GND 0.4 V





SerializerGPO Outputs –20 20 µA

CGPO Pin Capacitance GPO [3:0] 1.5 pFCML DRIVER DC SPECIFICATIONS (DOUT+, DOUT-)VOD Differential Output Voltage RL = 100 Ω (Figure 6), Back Channel Disabled 640 824

mVVOUT

Single-Ended OutputVoltage RL = 50 Ω (Figure 6), Back Channel Disabled 320 412

ΔVODDifferential OutputVoltage Unbalance RL = 100 Ω 1 50 mV

VOS Output Offset Voltage RL = 100 Ω (Figure 6) VDD - VOD/2 VΔVOS Offset Voltage Unbalance RL = 100 Ω 1 50 mV

IOSOutput Short CircuitCurrent DOUT+ = 0 V or DOUT– = 0 V –26 mA

RT

Differential InternalTermination Resistance Differential across DOUT+ and DOUT– 80 100 120

ΩSingle-endedTermination Resistance DOUT+ or DOUT– 40 50 60

VID-BCBack Channel DifferentialInput Voltage

Back Channel Frequency = 5.5 MHz (4)260 mV

VIN-BCBack Channel Single-Ended Input Voltage 130 mV


http://www.ti.com



9




Electrical Characteristics(1)(2)(3) (continued)Over recommended operating supply and temperature ranges unless otherwise specified.

PARAMETER TEST CONDITIONS MIN TYP MAX UNITSERIALIZER SUPPLY CURRENT

IDDT

Serializer (Tx)VDD_n Supply Current(includes load current)

RL = 100 ΩWORST CASE pattern(Figure 2)

VDD_n = 1.89 VVDDIO = 3.6 Vf = 100 MHz, 10-bitmodeDefault Registers

61 80 mA

VDD_n = 1.89 VVDDIO = 3.6 Vf = 75 MHz, 12-bithigh frequency modeDefault Registers

61 80

mAVDD_n = 1.89 VVDDIO = 3.6 Vf = 50 MHz, 12-bitlow frequency modeDefault Registers

61 80

IDDT

Serializer (Tx)VDD_n Supply Current(includes load current)

RL = 100 ΩRANDOM PRBS-7pattern

VDD_n = 1.89 VVDDIO = 3.6 Vf = 100 MHz, 10-bitmodeDefault Registers

65

mA

VDD_n = 1.89 VVDDIO = 3.6 Vf = 75 MHz, 12-bithigh frequency modeDefault Registers

64

VDD_n = 1.89 VVDDIO = 3.6 Vf = 50 MHz, 12-bitlow frequency modeDefault Registers

63

IDDIOT

Serializer (Tx)VDDIO Supply Current(includes load current)

RL = 100 ΩWORST CASE pattern(Figure 2)

VDDIO = 1.89 Vf = 75 MHz, 12-bithigh frequency modeDefault Registers

1.5 3

mAVDDIO = 3.6 Vf = 75 MHz, 12-bithigh frequencymode DefaultRegisters

5 8

IDDTZSerializer (Tx) SupplyCurrent Power Down

PDB = 0V; All otherLVCMOS Inputs = 0 V

VDDIO=1.89 VDefault Registers 300 1000 µA

VDDIO = 3.6 VDefault Registers 300 1000 µA

IDDIOTZ

Serializer (Tx) VDDIOSupply Current PowerDown

PDB = 0V; All otherLVCMOS Inputs = 0 V




http://www.ti.com



10




(1) Recommended Input Timing Requirements are input specifications and not tested in production.(2) T is the period of the PCLK.(3) Typical values represent most likely parametric norms at 1.8 V or 3.3 V, TA = 25°C, and at the Recommended Operation Conditions at

the time of product characterization and are not verified.(4) ƒPCLK denotes input PCLK frequency to the device.(5) ƒOSC denotes input external oscillator frequency to the device (GPO3/CLKIN).

7.6 Recommended Serializer Timing For PCLK (1) (2)

Over recommended operating supply and temperature ranges unless otherwise specified.PARAMETER TEST CONDITIONS PIN / FREQ MIN NOM MAX UNIT

tTCP Transmit Clock Period

10-bit mode50 MHz – 100 MHz 10 T 20 ns

12-bit high frequency mode37.5 MHz - 75MHz 13.33 T 26.67 ns

12-bit low frequency mode25 MHz - 50MHz 20 T 40 ns

tTCIHTransmit ClockInput High Time 0.4T 0.5T 0.6T

tTCILTransmit ClockInput Low Time 0.4T 0.5T 0.6T

tCLKTPCLK Input Transition Time(Figure 7)

10-bit mode50 MHz – 100 MHz 0.05T 0.25T 0.3T

12-bit high frequency mode37.5 MHz - 75MHz 0.05T 0.25T 0.3T

12-bit low frequency mode25 MHz - 50MHz 0.05T 0.25T 0.3T

tJIT0

PCLK Input Jitter(PCLK from imagermode) (3)

LPF = ƒ/20, CDR PLL Loop BW= ƒ/15, BER = 1E-10

ƒPCLK = 25 –100 MHz (4) 0.3 UI

tJIT1

PCLK Input Jitter(External Oscillatormode) (3)

LPF = ƒ/20, CDR PLL Loop BW= ƒ/15, BER = 1E-10

ƒPCLK = 25 –100 MHz (4) 0.01T

tJIT2 External Oscillator Jitter (3) LPF = ƒ/20, CDR PLL Loop BW= ƒ/15, BER = 1E-10

ƒOSC = 25 –50 MHz (5) 0.3 UI

ΔOSCExternal OscillatorFrequency Stability

ƒOSC = 25 –50 MHz (5) ±50 ppm


http://www.ti.com



11




7.7 AC Timing Specifications (SCL, SDA) - I2C-CompatibleOver recommended supply and temperature ranges unless otherwise specified. (Figure 1)

PARAMETER TEST CONDITIONS MIN NOM MAX UNITRECOMMENDED INPUT TIMING REQUIREMENTS

fSCL SCL Clock FrequencyStandard Mode 100 kHzFast Mode 400 kHz

tLOW SCL Low PeriodStandard Mode 4.7 µsFast Mode 1.3 µs

tHIGH SCL High PeriodStandard Mode 4.0 µsFast Mode 0.6 µs

tHD:STAHold time for a start or a repeated startcondition

Standard Mode 4.0 µsFast Mode 0.6 µs

tSU:STASet Up time for a start or a repeatedstart condition

Standard Mode 4.7 µsFast Mode 0.6 µs

tHD:DAT Data Hold TimeStandard Mode 0 3.45 µsFast Mode 0 900 ns

tSU:DAT Data Set Up TimeStandard Mode 250 nsFast Mode 100 ns

tSU:STO Set Up Time for STOP ConditionStandard Mode 4.0 µsFast Mode 0.6 µs

tBUF Bus Free time between Stop and StartStandard Mode 4.7 µsFast Mode 1.3 µs

tr SCL & SDA Rise TimeStandard Mode 1000 nsFast Mode 300 ns

tf SCL & SDA Fall TimeStandard Mode 300 nsFast Mode 300 ns

(1) Specification is verified by design.(2) FPD-Link device was designed primarily for point-to-point operation and a small number of attached slave devices. As such the

Minimum IOL pullup current is targeted to lower value than the minimum IOL in the I2C specification.

7.8 Bidirectional Control Bus DC Timing Specifications (SCL, SDA) - I2C-Compatible (1)

Over recommended supply and temperature ranges unless otherwise specifiedPARAMETER TEST CONDITIONS MIN NOM MAX UNIT

RECOMMENDED INPUT TIMING REQUIREMENTSVIH Input High Level SDA and SCL 0.7*VDDIO VDDIO VVIL Input Low Level SDA and SCL GND 0.3*VDDIO VVHY Input Hysteresis >50 mV

VOL Output Low Level (2) SDA, VDDIO = 1.8 V, IOL= 0.9 mA 0 0.36V

SDA, VDDIO = 3.3 V, IOL= 1.6 mA 0 0.4IIN Input Current SDA or SCL, VIN= VDDIO OR GND −10 10 µAtR SDA Rise Time-READ SDA, RPU = 10 kΩ, Cb ≤ 400 pF

(Figure 1)430 ns

tF SDA Fall Time-READ 20 nsCIN SDA or SCL <5 pF


http://www.ti.com




PA

RA

LLE

L-T

O-S

ER

IAL

DOUT+

DOUT-

10/12, HS,VS

DIN RL

PCLK


ZDiff = 100 : 100 :

DOUT+

DOUT-

100 nF

100 nF

SCOPEBW 8 4.0 GHz

50 :

50 :

PCLK(RFB = H)

DIN/ROUT

Signal PatternDevice Pin Name

T

80%

20%

80%

20%Vdiff = 0V

tLHT tHLT

Vdiff

Vdiff = (DOUT+) - (DOUT-)

SCL

SDA

tHD;STA

tLOW

tr

tHD;DAT

tHIGH

tf

tSU;DAT

tSU;STA tSU;STO

tf

START REPEATEDSTART

STOP

tHD;STA

START

trtBUF

12




Figure 1. Bi-directional Control Bus Timing

Figure 2. “Worst Case” Test Pattern for PowerConsumption

Figure 3. Serializer CML Output Load andTransition Times

Figure 4. Serializer CML Output Load and Transition Times

Figure 5. Serializer VOD Setup


http://www.ti.com



||

SYMBOL N

||

SYMBOL N-1

||

SYMBOL N-2

||

SYMBOL N-3SYMBOL N-4

||

DOUT+-

|PCLK

tSD

DIN SYMBOL N+1SYMBOL N SYMBOL N+2 SYMBOL N+3

||

|||

||

||

||

VDDIO/2

0V

VDDIO/2

PCLK

DOUT± Output Active

tPLD

PDB

TRI-STATE TRI-STATE

SetupVDDIO/2 Hold

tDIHtDIS

PCLK

DINn

tTCP

0V

VDDIO/2

VDDIO/2 VDDIO/2VDDIO/2

VDDIO

80%

20%

80%

20%

tCLKT tCLKT

PCLK

VDD

0V

0V

VOUT

VOUT

Single-Ended

Differential

VOS

(DOUT+) - (DOUT-)

|

VOD

DOUT+ or DOUT-

13




Figure 6. Serializer VOD Diagram

Figure 7. Serializer Input Clock Transition Times Figure 8. Serializer Setup/Hold Times

Figure 9. Serializer PLL Lock Time

Figure 10. Serializer Delay


http://www.ti.com



14




(1) tPLD and tDDLT are the times required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK(2) Specification is verified by design.(3) Typical values represent most likely parametric norms at 1.8 V or 3.3 V, TA = 25°C, and at the Recommended Operation Conditions at

the time of product characterization and are not verified.(4) Specification is verified by characterization and is not tested in production.(5) UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.

10-bit mode: 1 UI = 1 / ( PCLK_Freq. /2 x 28 )12-bit HF mode: 1 UI = 1 / ( PCLK_Freq. x 2/3 x 28 )12-bit LF mode: 1 UI = 1 / ( PCLK_Freq. x 28 )

(6) Serializer output peak-to-peak total jitter includes deterministic jitter, random jitter, and jitter transfer from serializer input.

7.9 Serializer Switching CharacteristicsOver recommended operating supply and temperature ranges unless otherwise specified.

PARAMETER TEST CONDITIONS MIN NOM MAX UNIT

tLHTCML Low-to-HighTransition Time RL = 100 Ω (Figure 3) 150 330 ps

tHLTCML High-to-LowTransition Time RL = 100 Ω (Figure 3) 150 330 ps

tDISData InputSetup to PCLK

Serializer Data Inputs (Figure 8)2 ns

tDIHData InputHold from PCLK 2 ns

tPLDSerializer PLLLock Time (1) (2) RL = 100 Ω (Figure 9) 1 2 ms

tSD Serializer Delay (2)

RT = 100 Ω, 10–bit modeRegister 0x03h b[0] (TRFB = 1) (Figure 10) 32.5T 38T 44T

RT = 100 Ω, 12–bit modeRegister 0x03h b[0] (TRFB = 1) (Figure 10) 11.75T 13T 15T

tJIND

Serializer OutputDeterministic Jitter(3) (4) (5)

PRBS-7 test pattern, CDR PLL LoopBW = ƒ/15, BER = 1E-10 DOUT± 0.17 0.26 UI

tJINR

Serializer OutputRandom Jitter(3) (4) (5)

PRBS-7 test pattern, CDR PLL LoopBW = ƒ/15, BER = 1E-10 DOUT± 0.016 UI

tJINT

Peak-to-PeakSerializer OutputTotal Jitter (3) (5) (6)

PRBS-7 test pattern, CDR PLL LoopBW = ƒ/15, BER = 1E-10 DOUT± 0.4 0.52 UI

λSTXBW

Serializer JitterTransfer Function-3 dB Bandwidth

10–bit modePCLK = 100 MHz. Default Registers 2.20

MHz12–bit high frequency modePCLK = 75 MHz. Default Registers 2.20

12–bit low frequency modePCLK = 50 MHz. Default Registers 2.20

δSTX

Serializer JitterTransfer Function(Peaking)

10–bit modePCLK = 100 MHz. Default Registers 1.06

dB12–bit high frequency modePCLK = 75 MHz. Default Registers 1.09

12–bit low frequency modePCLK = 50 MHz. Default Registers 1.16

δSTXf

Serializer JitterTransfer Function(PeakingFrequency)

10–bit modePCLK = 100 MHz. Default Registers 400

kHz12–bit high frequency modePCLK = 75 MHz. Default Registers 500

12–bit low frequency modePCLK = 50 MHz. Default Registers 600


http://www.ti.com



Jitter Frequency (MHz)

Jitte

rA

mplit

ud

e(U

I)

0.1 1 100

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

- 18

- 16

-14

-12

-10

- 8

- 6

- 4

- 2

0

2

4

MODULATION FREQUENCY ( Hz)

1.0E+04 1.0E+071.0E+061.0E+05

JIT

TE

RT

RA

NS

FE

R (

dB

)

15




7.10 Typical Characteristics

Figure 11. Typical Serializer Jitter Transfer Function

Figure 12. Typical System Input Jitter Tolerance Curve - DS90UB913A Linked to DS90UB914A


http://www.ti.com




DIN

10 or 12

DS90UB913AQ - SERIALIZER

Clock Gen

Timing and Control

DOUT-

DOUT+

Inpu

t Lat

ch

FIF

O

Dec

oder

Enc

oder

Ser

ializ

er

PLL

I2C

Con

trol

ler

Enc

oder

RT RT

PCLK

SDA

SCL

GPO[3:0]4

PDB

ID[x]

HSYNCVSYNC

RIN0-

DS90UB914AQ - DESERIALIZER

RIN0+

Timing and Control

FIF

O

Enc

oder

I2C

C

ontr

olle

r

Dec

oder

Des

eria

lizer

Dec

oder

Out

put L

atch

Clock GenCDR

RT RT

PDB

BISTEN

OEN

RIN1-

RIN1+

ROUT

HSYNC

VSYNC

GPIO[3:0]

PCLKLOCK

PASS

IDx[0]

SDA

SCL

2:1

4

10 or 12

SEL

MODE

MODE IDx[1]

Ada

ptiv

e E

q.

16




8 Detailed Description

8.1 OverviewThe DS90UB913A-Q1 is optimized to interface with the DS90UB914A-Q1 using a 50-Ω coax interface. TheDS90UB913A-Q1 will also work with the DS90UB914A-Q1 using an STP interface.

The DS90UB913A/914A FPD- Link III chipsets are intended to link mega-pixel camera imagers and videoprocessors in ECUs. The Serializer/Deserializer chipset can operate from 25 MHz to 100 MHz pixel clockfrequency. The DS90UB913A-Q1 device transforms a 10/12-bit wide parallel LVCMOS data bus along with abidirectional control channel control bus into a single high-speed differential pair. The high speed serial bit streamcontains an embedded clock and DC-balanced information which enhances signal quality to support ACcoupling. The DS90UB914A-Q1 device receives the single serial data stream and converts it back into a 10/12-bit wide parallel data bus together with the control channel data bus. The DS90UB913A/914A chipsets canaccept up to:• 12-bits of DATA + 2 bits SYNC for an input PCLK range of 25 MHz to 50 MHz in the 12-bit low frequency

mode. Note: No HS/VS restrictions (raw).• 12-bits of DATA + 2 SYNC bits for an input PCLK range of 37.5 MHz to 75 MHz in the 12-bit high frequency

mode. Note: No HS/VS restrictions (raw).• 10-bits of DATA + 2 SYNC bits for an input PCLK range of 50 MHz to 100 MHz in the 10-bit mode. Note:

HS/VS restricted to no more than one transition per 10 PCLK cycles.

The DS90UB913A/914A chipset offer customers the choice to work with different clocking schemes. TheDS90UB913A/914A chipsets can use an external oscillator as the reference clock source for the PLL (seesection DS90UB913A/914A Operation with External Oscillator as Reference Clock) or PCLK from the imager asprimary reference clock to the PLL (see section DS90UB913A/914A Operation with Pixel Clock from Imager asReference Clock).

8.2 Functional Block Diagram


http://www.ti.com



17




8.3 Feature Description

8.3.1 Serial Frame FormatThe High Speed Forward Channel is composed of 28 bits of data containing video data, sync signals, I2C andparity bits. This data payload is optimized for signal transmission over an AC-coupled link. Data is randomized,balanced and scrambled. The 28-bit frame structure changes in the 12-bit low frequency mode, 12-bit highfrequency mode and the 10-bit mode internally and is seamless to the customer. The bidirectional controlchannel data is transferred over the single serial link along with the high-speed forward data. This architectureprovides a full duplex low speed forward and backward path across the serial link together with a high speedforward channel without the dependence on the video blanking phase.

8.3.2 Line Rate Calculations for the DS90UB913A/914AThe DS90UB913A-Q1 device divides the clock internally by divide-by-1 in the 12-bit low frequency mode, bydivide-by-2 in the 10-bit mode and by divide-by-1.5 in the 12-bit high frequency mode. Conversely, theDS90UB914A-Q1 multiplies the recovered serial clock to generate the proper pixel clock output frequency. Thusthe maximum line rate in the three different modes remains 1.4 Gbps. The following are the formulae used tocalculate the maximum line rate in the different modes:• For the 12-bit low frequency mode, Line rate = fPCLK*28; for example, fPCLK = 50 MHz, line rate = 50*28 = 1.4

Gbps• For the 12-bit high frequency mode, Line rate = fPCLK*(2/3)*28; for example, fPCLK = 75 MHz, line rate =

(75)*(2/3)*28 = 1.4 Gbps• For the 10-bit mode, Line rate = fPCLK/2*28; for example, fPCLK = 100 MHz, line rate = (100/2)*28 = 1.4 Gbps

8.3.3 Error DetectionThe chipset provides error detection operations for validating data integrity in long distance transmission andreception. The data error detection function offers users flexibility and usability of performing bit-by-bit datatransmission error checking. The error detection operating modes support data validation of the following signals:• Bidirectional control channel data across the serial link• Parallel video/sync data across the serial link

The chipset provides 1 parity bit on the forward channel and 4 cyclic redundancy check (CRC) bits on the backchannel for error detection purposes. The DS90UB913A/914A chipset checks the forward and back channelserial links for errors and stores the number of detected errors in two 8-bit registers in the Serializer and theDeserializer respectively.

To check parity errors on the forward channel, monitor registers 0x1A and 0x1B on the DS90UB914A. If there isa loss of LOCK, then the counters on registers 0x1A and 0x1B are reset. Whenever there is a parity error onthe forward channel, the PASS pin will go low.To check CRC errors on the back-channel, monitor registers 0x0A and 0x0B on the Serializer.


http://www.ti.com




ECUModule

Deserializer ASerializer A

CMOSImageSensor

I2C I2C

PC

Deserializer BSerializer B

CMOSImageSensor

I2C I2C

Camera B

Camera A

DATAPCLK

DATAPCLK

FSYNC

FSYNC

GP

O

GP

IO FSYNCG

PO

GP

IO FSYNC

DATAPCLK

DATAPCLK

FS

OF

SO

FS

INF

SIN

18




Feature Description (continued)8.3.4 Synchronizing Multiple CamerasFor applications requiring multiple cameras for frame-synchronization, it is recommended to utilize the GeneralPurpose Input/Output (GPIO) pins to transmit control signals to synchronize multiple cameras together. Tosynchronize the cameras properly, the system controller needs to provide a field sync output (such as a verticalor frame sync signal) and the cameras must be set to accept an auxiliary sync input. The vertical synchronizesignal corresponds to the start and end of a frame and the start and end of a field. Note this form ofsynchronization timing relationship has a non-deterministic latency. After the control data is reconstructed fromthe bidirectional control channel, there will be a time variation of the GPIO signals arriving at the different targetdevices (between the parallel links). The maximum latency delta (t1) of the GPIO data transmitted acrossmultiple links is 25 µs.

NOTEThe user must verify that the timing variations between the different links are within theirsystem and timing specifications.

See Figure 13 for an example of this function.

The maximum time (t1) between the rising edge of GPIO (that is, sync signal) to the time the signal arrives atCamera A and Camera B is 25 µs.

Figure 13. Synchronizing Multiple Cameras


http://www.ti.com



DES AGPIO[n] Input

DES BGPIO[n] Input

SER AGPIO[n] Output

SER BGPIO[n] Output

t1

||

19




Feature Description (continued)

Figure 14. GPIO Delta Latency


http://www.ti.com



DIN/ROUT

PCLK

TRFB/RRFB: 0 TRFB/RRFB: 1

20




Feature Description (continued)8.3.5 General Purpose I/O (GPIO) DescriptionsThere are 4 GPOs on the Serializer and 4 GPIOs on the Deserializer when the DS90UB913A/914A chipsets arerun off the pixel clock from the imager as the reference clock source. The GPOs on the Serializer can beconfigured as outputs for the input signals that are fed into the Deserializer GPIOs. In addition, the GPOs on theSerializer can behave as outputs of the local register on the Serializer. The GPIOs on the Deserializer can beconfigured to be the input signals feeding the GPOs (configured as outputs) on the Serializer. In addition theGPIOs on the Deserializer can be configured to behave as outputs of the local register on the Deserializer. TheDS90UB913A Serializer GPOs cannot be configured as inputs for remote communication with Deserializer. If theDS90UB913A/914A chipsets are run off the external oscillator source as the reference clock, then GPO3 on theSerializer is automatically configured to be the input for the external clock and GPO2 is configured to be theoutput of the divide-by-2 clock which is fed into the imager as its reference clock. In this case, the GPIO2 andGPIO3 on the Deserializer can only behave as outputs of the local register on the Deserializer. The GPIOmaximum switching rate is up to 66 kHz when configured for communication between Deserializer GPIO toSerializer GPO.

8.3.6 LVCMOS VDDIO Option1.8 V/2.8 V/3.3 V Serializer inputs are user configurable to provide compatibility with 1.8 V, 2.8 V and 3.3 Vsystem interfaces.

8.3.7 Pixel Clock Edge Select (TRFB / RRFB)The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edgethat the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB registeris 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that thedata is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0,data is strobed on the falling edge of the PCLK.

Figure 15. Programmable PCLK Strobe Select

8.3.8 Power DownThe SER has a PDB input pin to ENABLE or power down the device. Enabling PDB on the SER will disable thelink to save power. If PDB = HIGH, the SER will operate at its internal default oscillator frequency when the inputPCLK stops. When the PCLK starts again, the SER locks to the valid input PCLK and transmit the data to theDES. When PDB = LOW, the high-speed driver outputs are static HIGH. Please refer to Power-Up Requirementsand PDB Pin for power-up requirements.


http://www.ti.com




FPD Link III-High Speed

Bi-DirectionalControl Channel

Image Sensor

ECU Module

DIN[11:0] or DIN[9:0]HSYNC, VSYNC

SDA

SCL

DOUT- RIN-

DOUT+ RIN+

Camera Unit

10 or 12

DATA

HSYNC

VSYNC

PCLKPixel Clock

SDA

SCL

Microcontroller

ROUT[11:0] or

ROUT[9:0] HSYNC, VSYNC

SDA

SCL

PCLK

10 or 12

DATA

HSYNC

VSYNC

Pixel Clock

SDA

SCL

Camera Data

DeserializerSerializer

GPO[1:0]GPO[1:0]2

GPO[3:0]

4GPIO[3:0]

Camera Data

External Oscillator

PLL

÷2

GPO3

GPO2

Reference Clock (Ext. OSC/2)

21




8.4 Device Functional Modes

8.4.1 DS90UB913A/914A Operation with External Oscillator as Reference ClockIn some applications, the pixel clock that comes from the imager can have jitter which exceeds the tolerance ofthe DS90UB913A/914A chipsets. In this case, the DS90UB913A-Q1 device should be operated by using anexternal clock source as the reference clock for the DS90UB913A/914A chipsets. This is the recommendedoperating mode. The external oscillator clock output goes through a divide-by-2 circuit in the DS90UB913A-Q1Serializer and this divided clock output is used as the reference clock for the imager. The output data and pixelclock from the imager are then fed into the DS90UB913A-Q1 device. Figure 16 shows the operation of theDS90UB13A/914A chipsets while using an external automotive grade oscillator.

Figure 16. DS90UB913A-Q1/914A-Q1 Operation in the External Oscillator Mode

When the DS90UB913A-Q1 device is operated using an external oscillator, the GPO3 pin on the DS90UB913A-Q1 is the input pin for the external oscillator. In applications where the DS90UB913A-Q1 device is operated froman external oscillator, the divide-by-2 circuit in the DS90UB913A-Q1 device feeds back the divided clock outputto the imager device through GPO2 pin. The pixel clock to external oscillator ratios needs to be fixed for the12–bit high frequency mode and the 10–bit mode. In the 10-bit mode, the pixel clock frequency divided bythe external oscillator frequency must be 2. In the 12-bit high frequency mode, the pixel clock frequencydivided by the external oscillator frequency must be 1.5. For example, if the external oscillator frequency is48 MHz in the 10–bit mode, the pixel clock frequency of the imager needs to be twice of the external oscillatorfrequency, that is, 96 MHz. If the external oscillator frequency is 48MHz in the 12-bit high frequency mode, thepixel clock frequency of the imager needs to be 1.5 times of the external oscillator frequency, that is, 72 MHz.

When PCLK signal edge is detected, and 0x03[1] = 0, the DS90UB913A will switch from internal oscillator modeto an external PCLK. Upon removal of PCLK input, the device will switch back into internal oscillator mode. Inexternal oscillator mode, GPO2 and GPO3 on the Serializer cannot act as the output of the input signal comingfrom GPIO2 or GPIO3 on the Deserializer.

Table 1. Device Functional Mode w/ Example XCLKIN = 48 MHz

MODE GPIO3 XCLKIN GPIO2 XCLKOUT =XCLKIN / 2 Ratio Input PCLK Frequency =

XLCKIN * Ratio10-bit 48 MHz 24 MHz 2 96 MHz

12-bit High Frequency (HF) 48 MHz 24 MHz 1.5 72 MHz12-bit Low Frequency (LF) 48 MHz 24 MHz 1 48 MHz


http://www.ti.com




Serializer

10 k

RMODE

MODE

1.8 V


FPD-Link III

Bi-DirectionalBack Channel

Image Sensor

ECU Module

DIN[11:0] or DIN[9:0]FV,LV

SDA

SCL

DOUT- RIN0-

DOUT+ RIN0+

Camera Unit

10 or 12

YUV

HSYNC

VSYNC

PCLKPixel Clock

SDA

SCL

Microcontroller

ROUT[11:0] or

ROUT[9:0] FV, LV

SDA

SCL

PCLK

10 or 12

YUV

HSYNC

VSYNC

Pixel Clock

SDA

SCL

Camera Data

DeserializerSerializer

GPOGPO[3:0]

4

GPIO

4GPIO[3:0]

Camera Data

Ext. Oscillator

PLL RIN1-

RIN1+

22




8.4.2 DS90UB913A/914A Operation with Pixel Clock from Imager as Reference ClockThe DS90UB913A/914A chipsets can be operated by using the pixel clock from the imager as the referenceclock. Figure 17 shows the operation of the DS90UB913A/914A chipsets using the pixel clock from the imager. Ifthe DS90UB913A-Q1 device is operated using the pixel clock from the imager as the reference clock, then theimager uses an external oscillator as its reference clock. There are 4 GPIOs available in this mode (PCLK fromimager mode).

Figure 17. DS90UB913A-Q1/914A-Q1 Operation in PCLK mode

8.4.3 MODE Pin on SerializerThe MODE pin on the Serializer can be configured to select if the DS90UB913A-Q1 device is to be operatedfrom the external oscillator or the PCLK from the imager. The pin must be pulled to VDD(1.8 V, not VDDIO) with a10-kΩ resistor and a pulldown resistor RMODE) of the recommended value to set the modes shown in Figure 18.The recommended maximum resistor tolerance is 1%.

Figure 18. MODE Pin Configuration on DS90UB913A-Q1

Table 2. DS90UB913A-Q1 SerializerMODE Resistor Value

DS90UB913A-Q1 SERIALIZER MODE RESISTOR VALUEMODE SELECT RMODE RESISTOR VALUE (kΩ)

PCLK from imager mode 100External Oscillator mode 4.7


http://www.ti.com



23




8.4.4 Internal OscillatorWhen a PCLK is not applied to the DS90UB913A, the serializer will establish the FPD-III link using an internaloscillator. During normal operation (not BIST) the frequency of the internal oscillator can be adjusted fromDS90UB913A register 0x14[2:1] according to Table 3. In BIST mode, the internal oscillator frequency should onlybe adjusted from the DS90UB914A. The BIST frequency can be set by either pin strapping (Table 4) or register(Table 5). In BIST DS90UB913A register 0x14[2:1] is automatically loaded from the DS90UB914A through the bi-directional control channel.

Table 3. Clock Sources for Forward Channel Frame on the Serializer During Normal OperationDS90UB913A-Q1

Reg 0x14 [2:1]10–BITMODE

12–BITHIGH-FREQUENCY MODE

12–BITLOW-FREQUENCY MODE

00 50 MHz 37.5 MHz 25 MHz01 100 MHz 75 MHz 50 MHz10 50 MHz 37.5 MHz 25 MHz11 Reserved Reserved Reserved

8.4.5 Built In Self TestAn optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link and low-speed back channel. This is useful in the prototype stage, equipment production, and in-system test and also forsystem diagnostics.


http://www.ti.com



24




8.4.6 BIST Configuration and StatusThe chipset can be programmed into BIST mode using either pins or registers on the DES only. By default, BISTconfiguration is controlled through pins. BIST can be configured via registers using BIST Control register (0x24).Pin-based configuration is defined as follows:• BISTEN = HIGH: Enable the BIST mode, BISTEN = LOW: Disable the BIST mode.• Deserializer GPIO0 and GPIO1: Defines the BIST clock source (PCLK vs. various frequencies of internal

OSC)

Table 4. BIST Pin ConfigurationDESERIALIZER GPIO[0:1] OSCILLATOR SOURCE BIST FREQUENCY

00 External PCLK PCLK or External Oscillator01 Internal ~50 MHz10 Internal ~25 MHz

Table 5. BIST Register ConfigurationDS90UB914A-Q1

Reg 0x24 [2:1]10–BITMODE

12–BITHIGH-FREQUENCY MODE

12–BITLOW-FREQUENCY MODE

00 PCLK PCLK PCLK01 100 MHz 75 MHz 50 MHz10 50 MHz 37.5 MHz 25 MHz11 Reserved Reserved Reserved

BIST mode provides various options for the PCLK source. Either external pins (GPIO0 and GPIO1) or registerscan be used to program the BIST to use external PCLK or various OSC frequencies. Refer to Table 4 for pinsettings. The BIST status can be monitored real-time on the PASS pin. For every frame with error(s), the PASSpin toggles low for one-half PCLK period. If two consecutive frames have errors, PASS will toggle twice to allowcounting of frames with errors. Once the BIST is done, the PASS pin reflects the pass/fail status of the last BISTrun only for one PCLK cycle. The status can also be read through I2C for the number of frames in errors. BISTstatus register retains results until it is reset by a new BIST session or a device reset. To evaluate BIST inexternal oscillator mode, both the external oscillator and PCLK need to be present. For all practical purposes, theBIST status can be monitored from the BIST Error Count register 0x25 on the DS90UB914A Deserializer.

8.4.7 Sample BIST Sequence

Step 1. For the DS90UB913A/914A FPD-Link III chipset, BIST Mode is enabled via the BISTEN pin ofDS90UB914A-Q1 FPD-Link III deserializer. The desired clock source is selected through the deserializer GPIO0and GPIO1 pins as shown in Table 4.

Step 2. The DS90UB913A-Q1 Serializer BIST pattern is enabled through the back channel. The BIST pattern issent through the FPD-Link III to the deserializer. Once the serializer and deserializer are in the BIST mode andthe deserializer acquires Lock, the PASS pin of the deserializer goes high and BIST starts checking FPD-Link IIIserial stream. If an error in the payload is detected, the PASS pin will switch low for one half of the clock period.During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

Step 3. To stop the BIST mode, the deserializer BISTEN pin is set LOW. The deserializer stops checking thedata. The final test result is not maintained on the PASS pin. To monitor the BIST status, check the BIST ErrorCount register, 0x25 on the Deserializer.

Step 4. The link returns to normal operation after the deserializer BISTEN pin is low. Figure 20 shows thewaveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multipleerrors. In most cases, it is difficult to generate errors due to the robustness of the link (differential datatransmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect,or by reducing signal condition enhancements (Rx equalization).


http://www.ti.com



X XX

PCLK(RFB = L)

BISTEN(DES)

PASS

DATA(internal)

PASS

BIST Duration

Prior Result

BIST ResultHeld

PASS

FAIL

X = bit error(s)

ROUT[0:11], HS, VS

DATA(internal)

Cas

e 1

- P

ass

Cas

e 2

- F

ail

Prior Result

Normal BIST Test Normal

DE

S O

utpu

tsLOCK

Normal

BISTstart

BISTstop

BISTWait

Step 1: DES in BIST

Step 2: Wait, SER in BIST

Step 3: DES in Normal Mode - check PASS

Step 4: DES/SER in Normal

25




Figure 19. AT-Speed BIST System Flow Diagram

Figure 20. BIST Timing Diagram


http://www.ti.com



SCL

SDA

START STOP

1 2 6 7 8 9 1 2 8 9

MSB

7-bit Slave Address

R/W Direction

BitAcknowledge

from the Device

MSB

Data Byte

*Acknowledgeor Not-ACK

ACK N/ACK

Repeated for the Lower Data Byte and Additional Data Transfers

LSB LSB

Bus Activity:Master

SDA Line

Bus Activity: Slave

Sta

rt

Slave Address

ACK

S

Address

ACK

S

Sta

rt

Slave Address

ACK

NACK

P

Sto

p

Data

0 1

Register

7-bit Address 7-bit Address

ACK

ACK

ACK

S P

Sto

p

Bus Activity: Slave

SDA Line

Bus Activity:Master

Slave Address Address Data

Sta

rt

0

Register

7-bit Address

26




8.5 Programming

8.5.1 Programmable ControllerAn integrated I2C slave controller is embedded in the DS90UB913A-Q1 Serializer. It must be used to configurethe extra features embedded within the programmable registers or it can be used to control the set ofprogrammable GPIOs.

8.5.2 Description of Bidirectional Control Bus and I2C ModesThe I2C-compatible interface allows programming of the DS90UB913A-Q1, DS90UB914A-Q1, or an externalremote device (such as image sensor) through the bidirectional control channel. Register programmingtransactions to/from the DS90UB913A-Q1/914A-Q1 chipset are employed through the clock (SCL) and data(SDA) lines. These two signals have open drain I/Os and both lines must be pulled-up to VDDIO by an externalresistor. Pullup resistors or current sources are required on the SCL and SDA busses to pull them high whenthey are not being driven low. A logic LOW is transmitted by driving the output low. Logic HIGH is transmitted byreleasing the output and allowing it to be pulled-up externally. The appropriate pullup resistor values will dependupon the total bus capacitance and operating speed. The DS90UB913A I2C bus data rate supports up to 400kbps according to I2C fast mode specifications.

For further description of general I2C communication, please refer to application note Understanding the I2C Bus(SLVA704). For more information on choosing appropriate pullup resistor values, please refer to application noteI2C Bus Pullup Resistor Calculation (SLVA689).

Figure 21. Write Byte

Figure 22. Read Byte

Figure 23. Basic Operation


http://www.ti.com



http://www.ti.com/lit/pdf/SLVA704

http://www.ti.com/lit/pdf/SLVA689


ECUModule

DS90UB914AQDS90UB913AQ

DIN[11:0],HS,VSPCLK

CMOSImageSensor

I2C

ROUT[11:0],HS,VS,PCLK

I2CSDA

SCLSDASCL

PC

DES B: I2C_SLAVELocal

I2C_PASS_THRU Disabled


DIN[11:0],HS,VSPCLK

CMOSImageSensor

I2C

ROUT[11:0],HS,VS,PCLK

I2CSDA

SCLSDASCL

Camera BSlave ID: (0xA0)

SER A: Remote I2C _MASTER Proxy

DES A: I2C_SLAVE Local

I2C_PASS_THRU Enabled

Camera ASlave ID: (0xA0)

MasterSER B:

Remote I2C_MASTER Proxy

SDA

SCL

S P

START condition, orSTART repeat condition

STOP condition

27




Programming (continued)

Figure 24. Start and Stop Conditions

8.5.3 I2C Pass-ThroughI2C pass-through provides a way to access remote devices at the other end of the FPD-Link III interface. Thisoption is used to determine if an I2C instruction is transferred over to the remote I2C bus. For example, when theI2C master is connected to the deserializer and I2C pass-through is enabled on the deserializer, any I2C traffictargeted for the remote serializer or remote slave will be allowed to pass through the deserializer to reach thoserespective devices.

See Figure 25 for an example of this function and refer to application noteI2C over DS90UB913/4 FPD-Link IIIwith Bidirectional Control Channel.

If master controller transmits I2C transaction for address 0xA0, the DES A with I2C pass-through enabled willtransfer I2C commands to remote Camera A. The DES B with I2C pass-through disabled, any I2C commandswill NOT be passed on the I2C bus to Camera B.

Figure 25. I2C Pass-Through


http://www.ti.com



http://www.ti.com/lit/pdf/SNLA222



HOST Serializer

SCL

SDA

RPU RPU

10k

RID

SCL

SDA

To other Devices

ID[x]

1.8V

VDDIO

28




Programming (continued)8.5.4 Slave Clock StretchingThe I2C-compatible interface allows programming of the DS90UB913A-Q1, DS90UB914A-Q1, or an externalremote device (such as image sensor) through the bidirectional control. To communicate and synchronize withremote devices on the I2C bus through the bidirectional control channel/MCU, the chipset utilizes bus clockstretching (holding the SCL line low) during data transmission; where the I2C slave pulls the SCL line lowon the 9th clock of every I2C transfer (before the ACK signal). The slave device will not control the clock andonly stretches it until the remote peripheral has responded. The I2C master must support clock stretching tooperate with the DS90UB913A/914A chipset.

8.5.5 ID[x] Address Decoder on the SerializerThe ID[x] pin on the Serializer is used to decode and set the physical slave address of the Serializer (I2C only) toallow up to five devices on the bus connected to the Serializer using only a single pin. The pin sets one of the 6possible addresses for each Serializer device. The pin must be pulled to VDD (1.8 V, not VDDIO) with a 10-kΩresistor and a pull-down resistor (RID) of the recommended value to set the physical device address. Therecommended maximum resistor tolerance is 1%.

Figure 26. ID[x] Address Decoder on the Serializer

Table 6. ID[x] Resistor Value for DS90UB913A-Q1 SerializerID[x] RESISTOR VALUE — DS90UB913A-Q1 SERIALIZER

Resistor RID (kΩ)(1% Tolerance) Address 7'b Address 8'b 0 appended

(WRITE)0 0x58 0xB02 0x59 0xB2

4.7 0x5A 0xB48.2 0x5B 0xB614 0x5C 0xB8100 0x5D 0xBA


http://www.ti.com




ECUModule


DIN[11:0], HS, VS,

PCLK

CMOSImageSensor

I2C I

2CSDA

SCLSDASCL

PC

DES B: ID[x](0xC2)SLAVE_ID0_ALIAS(0xA4)

SLAVE_ID0_ID(0xA0)SLAVE_ID1_ALIAS(0xA6)

SLAVE_ID1_ID(0xA2)


CMOSImageSensor

I2C I

2CSDA

SCLSDASCL

Camera BSlave ID: (0xA0)

SER A: ID[x](0xB0)DES A: ID[x](0xC0)

SLAVE_ID0_ALIAS(0xA0)SLAVE_ID0_ID(0xA0)

SLAVE_ID1_ALIAS(0xA2)SLAVE_ID1_ID(0xA2)

Camera ASlave ID: (0xA0)

MasterSER B: ID[x](0xB2)

Slave ID: (0xA2)

Slave ID: (0xA2)

ROUT[11:0], HS, VS,PCLK

DIN[11:0], HS, VS,

PCLK

ROUT[11:0], HS, VS,PCLK

PC/EEPROM

PC/EEPROM

29




8.5.6 Multiple Device AddressingSome applications require multiple camera devices with the same fixed address to be accessed on the same I2Cbus. The DS90UB913A provides slave ID matching/aliasing to generate different target slave addresses whenconnecting more than two identical devices together on the same bus. This allows the slave devices to beindependently addressed. Each device connected to the bus is addressable through a unique ID by programmingof the Slave alias register on Deserializer. This will remap the Slave alias address to the target SLAVE_IDaddress; up to 8 ID Alias's are supported in sensor mode when slaves are attached to the DS90UB913Aserializer. In display mode, when the external slaves are at the deserializer the DS90UB913A supports one IDAlias. The ECU Controller must keep track of the list of I2C peripherals in order to properly address the targetdevice.

See Figure 27 for an example of this function.• ECU is the I2C master and has an I2C master interface• The I2C interfaces in DES A and DES B are both slave interfaces• The I2C protocol is bridged from DES A to SER A and from DES B to SER B• The I2C interfaces in SER A and SER B are both master interfaces

If master controller transmits I2C slave 0xA0, DES A (address 0xC0), with pass through enabled, will forward thetransaction to remote Camera A. If the controller transmits slave address 0xA4, the DES B 0xC2 will recognizethat 0xA4 is mapped to 0xA0 and will be transmitted to the remote Camera B. If controller sends command toaddress 0xA6, the DES B (address 0xC2), with pass through enabled, will forward the transaction to slave device0xA2.

Figure 27. Multiple Device Addressing


http://www.ti.com



30




(1) To ensure optimum device functionality, It is recommended to NOT write to any RESERVED registers.

8.6 Register Maps

Table 7. DS90UB913A-Q1 Control Registers (1)

Addr(Hex) Name Bits Field R/W Default Description

0x00 I2C Device ID7:1 DEVICE ID

RW0xB0'h

(1011_0000'b)

7-bit address of Serializer; 0x58'h.(101_1000'b) default.

0 Serializer ID SEL 0: Device ID is from ID[x].1: Register I2C Device ID overrides ID[x].

0x01 Power and Reset

7 RSVD Reserved.

6 RDS RW 0Digital Output Drive Strength.1: High Drive Strength.0: Low Drive Strength.

5 VDDIO Control RW 1Auto Voltage Control.1: Enable.0: Disable.

4 VDDIO MODE RW 1VDDIO Voltage set.1: VDDIO = 3.3 V.0: VDDIO = 1.8 V.

3 ANAPWDN RW 0

This register can be set only through local I2C access.1: Analog power down. Powers down the analog blockin the Serializer.0: No effect.

2 RSVD Reserved.

1 DIGITALRESET1 RW 0

1: Resets the digital block except for register values.Does not affect device I2C Bus or Device ID. This bitis self-clearing.0: Normal Operation.

0 DIGITALRESET0 RW 0

1: Digital Reset, resets the entire digital block includingall register values. This bit is self-clearing.0: Normal Operation.

0x02 Reserved.

0x03 GeneralConfiguration

7 RX CRC CheckerEnable RW 1

Back-channel CRC Checker Enable.1: Enable.0: Disable.

6 TX ParityGenerator Enable RW 1

Forward channel Parity Generator Enable.1: Enable.0: Disable.

5 CRC Error Reset RW 0

Clear CRC Error Counters.This bit is NOT self-clearing.1: Clear Counters.0: Normal Operation.

4I2C Remote WriteAutoAcknowledge

RW 0

Automatically Acknowledge I2C Remote Write.The mode works when the system is LOCKed.1: Enable: When enabled, I2C writes to theDeserializer (or any remote I2C Slave, if I2C PASSALL is enabled) are immediately acknowledgedwithout waiting for the Deserializer to acknowledge thewrite. The accesses are then remapped to addressspecified in 0x06.0: Disable.

3 I2C Pass-Through All RW 0

1: Enable Forward Control Channel pass-through of allI2C accesses to I2C IDs that do not match theSerializer I2C ID. The I2C accesses are thenremapped to address specified in register 0x06.0: Enable Forward Control Channel pass-through onlyof I2C accesses to I2C IDs matching either theremote Deserializer ID or the remote I2C IDs.

2 I2C Pass-Through RW 1

I2C Pass-Through Mode.1: Pass-Through Enabled. DES Alias 0x07 and SlaveAlias 0x09.0: Pass-Through Disabled.


http://www.ti.com



31




Register Maps (continued)Table 7. DS90UB913A-Q1 Control Registers(1) (continued)


0x03 GeneralConfiguration

1 OV_CLK2PLL RW 0

1:Enabled : When enabled this register overrides theclock to PLL mode (External Oscillator mode or DirectPCLK mode) defined through MODE pin and allowsselection through register 0x35 in the Serializer.0: Disabled : When disabled, Clock to PLL mode(External Oscillator mode or Direct PCLK mode) isdefined through MODE pin on the Serializer.

0 TRFB RW 1

Pixel Clock Edge Select.1: Parallel Interface Data is strobed on the RisingClock Edge.0: Parallel Interface Data is strobed on the FallingClock Edge.

0x04 Reserved.

0x05 Mode Select

7 RSVD Reserved.6 RSVD Reserved.

5 MODE_OVERRIDE RW 0

Allows overriding mode select bits coming from back-channel.1: Overrides MODE select bits.0: Does not override MODE select bits.

4 MODE_UP_TO_DATE R 0

1: Status of mode select from Deserializer is up-to-date.0: Status is NOT up-to-date.

3Pin_MODE_12–bit HighFrequency

R 0 1: 12-bit high frequency mode is selected.0: 12-bit high frequency mode is not selected.

2 Pin_MODE_10–bit mode R 0 1: 10-bit mode is selected.

0: 10-bit mode is not selected.1:0 RSVD Reserved.

0x06 DES ID

7:1 DeserializerDevice ID RW 0x00'h

7-bit Deserializer Device ID Configures the I2C SlaveID of the remote Deserializer. A value of 0 in this fielddisables I2C access to the remote Deserializer. Thisfield is automatically configured by the BidirectionalControl Channel once RX Lock has been detected.Software may overwrite this value, but should alsoassert the FREEZE DEVICE ID bit to preventoverwriting by the Bidirectional Control Channel.

0 Freeze Device ID RW 0

1: Prevents auto-loading of the Deserializer Device IDby the bidirectional control channel. The ID will befrozen at the value written.0: Update.

0x07 DES Alias7:1 Deserializer

ALIAS ID RW 0x00'h

7-bit Remote Deserializer Device Alias ID Configuresthe decoder for detecting transactions designated foran I2C Deserializer device. The transaction will beremapped to the address specified in the DES IDregister.A value of 0 in this field disables access to the remoteDeserializer.

0 RSVD Reserved.

0x08 SlaveID7:1 SLAVE ID RW 0x00'h

7-bit Remote Slave Device ID Configures the physicalI2C address of the remote I2C Slave device attachedto the remote Deserializer. If an I2C transaction isaddressed to the Slave Alias ID, the transaction will beremapped to this address before passing thetransaction across the Bidirectional Control Channel tothe Deserializer and then to remote slave. A value of0 in this field disables access to the remote I2C slave.

0 RSVD Reserved.


http://www.ti.com



32






0x09 Slave Alias7:1 SLAVE ALIAS ID RW 0x00'h

7-bit Remote Slave Device Alias ID Configures thedecoder for detecting transactions designated for anI2C Slave device attached to the remote Deserializer.The transaction will be remapped to the addressspecified in the Slave ID register. A value of 0 in thisfield disables access to the remote I2C Slave.

0 RSVD Reserved.

0x0A CRC Errors 7:0 CRC Error Byte 0 R 0x00'h Number of back-channel CRC errors during normaloperation. Least Significant byte.

0x0B CRC Errors 7:0 CRC Error Byte 1 R 0x00'h Number of back-channel CRC errors during normaloperation. Most Significant byte.

0x0C General Status

7:5 Rev-ID R 0x0'h Revision ID.0x0: Production Revision ID.

4 RX Lock Detect R 0 1: RX LOCKED.0: RX not LOCKED.

3 BIST CRCError Status R 0 1: CRC errors in BIST mode.

0: No CRC errors in BIST mode.

2 PCLK Detect R 0 1: Valid PCLK detected.0: Valid PCLK not detected.

1 DES Error R 0

1: CRC error is detected during communication withDeserializer.This bit is cleared upon loss of link or assertion ofCRC ERROR RESET in register 0x04.0: No effect.

0 LINK Detect R 0

1: Cable link detected.0: Cable link not detected.This includes any of the following faults:— Cable Open.— '+' and '-' shorted.— Short to GND.— Short to battery.

0x0DGPO[0]

and GPO[1]Configuration

7 GPO1 OutputValue RW 0

Local GPIO Output Value. This value is output on theGPIO pin when the GPIO function is enabled. Thelocal GPIO direction is Output, and remote GPIOcontrol is disabled.

6 GPO1 RemoteEnable RW 1

Remote GPIO Control.1: Enable GPIO control from remote Deserializer. TheGPIO pin needs to be an output, and the value isreceived from the remote Deserializer.0: Disable GPIO control from remote Deserializer.

5 RSVD Reserved.

4 GPO1 Enable RW 1 1: GPIO enable.0: Tri-state.





1 RSVD Reserved.



http://www.ti.com



33






0x0EGPO[2]

and GPO[3]Configuration





5 GPO3 Direction RW 1 1: Input.0: Output.






1 RSVD Reserved.


0x0F I2C MasterConfig

7:5 RSVD Reserved.

4:3 SDA OutputDelay RW 00

SDA Output Delay This field configures output delayon the SDA output. Setting this value will increaseoutput delay in units of 50ns. Nominal output delayvalues for SCL to SDA are:00: ~350 ns01: ~400 ns10: ~450 ns11: ~500 ns

2 Local WriteDisable RW 0

Disable Remote Writes to Local Registers Setting thisbit to a 1 will prevent remote writes to local deviceregisters from across the control channel. Thisprevents writes to the Serializer registers from an I2Cmaster attached to the Deserializer. Setting this bitdoes not affect remote access to I2C slaves at theSerializer.

1 I2C Bus TimerSpeed up RW 0

Speed up I2C Bus Watchdog Timer.1: Watchdog Timer expires after approximately 50microseconds.0: Watchdog Timer expires after approximately 1second.

0 I2C Bus TimerDisable RW 0

1. Disable I2C Bus Watchdog Timer When the I2CWatchdog Timer may be used to detect when the I2Cbus is free or hung up following an invalid terminationof a transaction. If SDA is high and no signalingoccurs for approximately 1 second, the I2C bus willassumed to be free. If SDA is low and no signalingoccurs, the device will attempt to clear the bus bydriving 9 clocks on SCL.0: No effect.


http://www.ti.com



34






0x10 I2C Control

7 RSVD Reserved.

6:4 SDA Hold Time RW 0x1'hInternal SDA Hold Time. This field configures theamount of internal hold time provided for the SDAinput relative to the SCL input. Units are 50 ns.

3:0 I2C Filter Depth RW 0x7'hI2C Glitch Filter Depth. This field configures themaximum width of glitch pulses on the SCL and SDAinputs that will be rejected. Units are 10 ns.

0x11 SCL High Time 7:0 SCL High Time RW 0x82'h

I2C Master SCL High Time This field configures thehigh pulse width of the SCL output when the Serializeris the Master on the local I2C bus. Units are 50 ns forthe nominal oscillator clock frequency. The defaultvalue is set to provide a minimum (4 µs + 1 µs of risetime for cases where rise time is very fast) SCL hightime with the internal oscillator clock running at 26MHz rather than the nominal 20 MHz.

0x12 SCL LOW Time 7:0 SCL Low Time RW 0x82'h

I2C SCL Low Time This field configures the low pulsewidth of the SCL output when the Serializer is theMaster on the local I2C bus. This value is also used asthe SDA setup time by the I2C Slave for providingdata prior to releasing SCL during accesses over theBidirectional Control Channel. Units are 50 ns for thenominal oscillator clock frequency. The default value isset to provide a minimum (4.7 µs + 0.3 µs of fall timefor cases where fall time is very fast) SCL low timewith the internal oscillator clock running at 26MHzrather than the nominal 20MHz.

0x13 General PurposeControl 7:0 GPCR[7:0] RW 0x00'h 1: High.

0: Low.

0x14 BIST Control

7:3 RSVD Reserved.

2:1 Clock Source RW 0x0'h

Allows choosing different OSC clock frequencies forforward channel frame.OSC Clock Frequency in Functional Mode when OSCmode is selected or when the selected clock source isnot present, for example, missing PCLK/ ExternalOscillator. See Table 3 for oscillator clock frequencieswhen PCLK/ External Clock is missing.

0 RSVD Reserved.0x15 -0x1D Reserved.

0x1E BCC WatchdogControl

7:1 BCC WatchdogTimer RW 0x7F'h

(111_1111'b)

The watchdog timer allows termination of a controlchannel transaction if it fails to complete within aprogrammed amount of time. This field sets theBidirectional Control Channel Watchdog Timeout valuein units of 2 ms. This field should not be set to 0.

0 BCC WatchdogTimer Disable RW 0 1: Disables BCC Watchdog Timer operation.

0: Enables BCC Watchdog Timer operation.0x1F -0x29 Reserved.

0x2A CRC Errors 7:0 BIST Mode CRCErrors Count R 0x00'h Number of CRC Errors in the back channel when in

BIST mode.0x2B -0x2C Reserved.


http://www.ti.com



35






0x2D Inject ForwardChannel Error

7 Force ForwardChannel Error RW 0

1: Forces 1 (one) error over forward channel frame innormal operating mode. Self clearing bit.0: No error.

6:0 Force BIST Error RW 0x00'h

N: Forces N number of errors in BIST mode. Thisregister MUST be set BEFORE BIST mode is enabled.BIST Error Count Register on the deserializer (i.e.0x25 on 914A device) should be read AFTER BISTmode is disabled for the correct number of errorsincurred while in BIST mode.0: No error.

0x2E -0x34 Reserved.

0x35 PLL ClockOverwrite

7:4 RSVD Reserved.

3PIN_LOCK toExternalOscillator

RW 0

Status of mode select pin.1: Indicates External Oscillator mode is selected bymode-resistor.0: External Oscillator mode is not selected by mode-resistor.

2 RSVD Reserved.

1 LOCK to ExternalOscillator RW 0

Affects only when 0x03[1]=1 (OV_CLK2PLL) and0x35[0]=0.1: Routes GPO3 directly to PLL.0: Allows PLL to lock to PCLK.

0 LOCK2OSC

RW 1 Affects only when 0x03[1]=1 (OV_CLK2PLL).1: Allows internal OSC clock to feed into PLL.0: Allows PLL to lock to either PCLK or external clockfrom GPO3.


http://www.ti.com



VDDIO

VDD_n

PDB

t0

t1

t2

1.8 V or 3.3 V

1.8V

VDDIO

GND

GND

GND

36




9 Application and Implementation

NOTEInformation in the following applications sections is not part of the TI componentspecification, and TI does not warrant its accuracy or completeness. TI’s customers areresponsible for determining suitability of components for their purposes. Customers shouldvalidate and test their design implementation to confirm system functionality.

9.1 Application InformationThe DS90UB913A was designed as a serializer to support automotive camera designs. Automotive cameras areoften located in remote positions such as bumpers or trunk lids, and a major component of the system cost is thewiring. For this reason it is desirable to minimize the wiring to the camera. This chipset allows the video data,along with a bidirectional control channel, and power to all be sent over a single coaxial cable. The chipset isalso able to transmit over STP and is pin-to-pin/backwards compatible with the DS90UB913Q.

9.1.1 Power Over CoaxSee application report Sending Power over Coax in DS90UB913A Designs for more details.

9.1.2 Power-Up Requirements and PDB PinThe PDB pin on the device must be ramped after the VDDIO and VDD_n supplies have reached their requiredoperating voltage levels. It is recommended to assert PDB = HIGH with an RC filter network to help ensureproper sequencing of the PDB pin after settling of the power supplies. Please refer to Power Down for deviceoperation when powered down.

Common applications will tie the VDDIO and VDD_n supplies to the same power source of 1.8 V typically. This is anacceptable method for ramping the VDDIO and VDD_n supplies. The main constraint here is that the VDD_n supplydoes not lead in ramping before the VDDIO system supply. This is noted in Figure 28 with the requirement of t1≥ 0.VDDIO should reach the expected operating voltage earlier than VDD_n or at the same time.

Figure 28. Suggested Power-Up Sequencing


http://www.ti.com




37




Application Information (continued)Table 8. Power-Up Sequencing Constraints for DS90UB913A-Q1

Symbol Description Test Conditions Min Typ Max Units

t0 VDDIO Rise Time 10% to 90% of nominal voltage on risingedge. Monotonic signal ramp is required 0.05 5 ms

t1 VDDIO to VDD_n Delay 10% of rising edge (VDDIO) to 10% ofrising edge (VDD_n) 0 ms

t2 VDD_n Rise Time10% to 90% of nominal voltage on risingedge. Monotonic signal ramp is required.

VPDB < 10% of VDDIO

0.05 5 ms


http://www.ti.com




DOUT-

DOUT+

SER

RIN-

RIN+

DES

50Q 50Q


DOUT-

DOUT+

SER

RIN-

RIN+

DES

38




9.1.3 AC CouplingThe SER/DES supports only AC-coupled interconnects through an integrated DC-balanced decoding scheme.External AC-coupling capacitors must be placed in series in the FPD-Link III signal path as illustrated inFigure 29. For applications utilizing single-ended 50-Ω coaxial cable, the unused data pin (DOUT–, RIN–) shouldutilize a 0.047-µF capacitor and should be terminated with a 50-Ω resistor.

Figure 29. AC-Coupled Connection (STP)

Figure 30. AC-Coupled Connection (Coaxial)

For high-speed FPD–Link III transmissions, the smallest available package should be used for the AC couplingcapacitor. This will help minimize degradation of signal quality due to package parasitics. The I/O’s require a 0.1-µF AC coupling capacitors to the line.

9.1.4 Transmission MediaThe DS90UB913A/914A chipset is intended to be used in a point-to-point configuration through a shieldedcoaxial cable. The Serializer and Deserializer provide internal termination to minimize impedance discontinuities.The interconnect (cable and connectors) should have a differential impedance of 100 Ω, or a single-endedimpedance of 50 Ω. The maximum length of cable that can be used is dependent on the quality of the cable(gauge, impedance), connector, board(discontinuities, power plane), the electrical environment (for example,power stability, ground noise, input clock jitter, PCLK frequency, etc). The resulting signal quality at the receivingend of the transmission media may be assessed by monitoring the differential eye opening of the serial datastream. A differential probe should be used to measure across the termination resistor at the CMLOUTP/N pins.

Please refer to Cable Requirements for the DS90UB913A & DS90UB914A or contact TI for a channelspecification regarding cable loss parameters and further details on adaptive equalizer loss compensation.


http://www.ti.com





FPD-Link III


Image Sensor

ECU Module


SDA

SCL

DOUT- RIN-

DOUT+ RIN+

Camera Unit

10 or 12

DATA

HSYNC

VSYNC

PCLKPixel Clock

SDA

SCL

Microcontroller

ROUT[11:0] or


SDA

SCL

PCLK

10 or 12

DATA

HSYNC

VSYNC

Pixel Clock

SDA

SCL

Camera Data

DS90UB914AQDeserializer

DS90UB913AQSerializer

GPO[3:0]GPO[3:0]

4

GPIO[3:0]

4GPIO[3:0]

Camera Data

50Q 50Q

39




9.2 Typical Applications

9.2.1 Coax Application

Figure 31. Coax Application Block Diagram


http://www.ti.com




DIN0DIN1DIN2DIN3DIN4DIN5DIN6

DIN7DIN8DIN9DIN10DIN11HSVSPCLK

PDB

DOUT+DOUT-

VDDCML

DAP (GND)

VDDPLL

VDDT

1.8 VDS90UB913A-Q1

C4

C5 C10

C11

C1

C2

NOTE:C1 = 0.1 µF (50 WV)C2 = 0.047 µF (50 WV)C3 ± C7 = 0.01 µFC8 - C12 = 0.1 µFC13 - C14 = 4.7 µFC15 = 22 µFC16 - C17 = >100 pFRTERM = 50 RPU = 1 k to 4.7 kRID (see ID[x] Resistor Value Table)FB1 - FB4: Impedance = 1 k (@ 100 MHz) low DC resistance (<1 )

The "Optional" components shown are provisions to provide higher system noise immunity and will therefore result in higher performance.

LVCMOSParallel

Bus

SerialFPD-Link IIIInterface

MODE

ID[X]

VDDIO

RES

C8

LVCMOSControl

Interface

VDDIO

1.8 V

RID

10 kQ

C13C3

FB1

FB2

VDDDC7

SCL

VDDIO

C17

RPU

C16

RPU

SDA

I2CBus

InterfaceFB3

FB4

GPO[1]GPO[0]GPO

ControlInterface

C6

Optional

Optional

GPO[3]GPO[2]

C9

1.8 V

C12

1.8 V

C15

C141.8 V

1.8 V

RID

10 kQ

RTERM

40




Typical Applications (continued)9.2.1.1 Design RequirementsFor the typical coax design applications, use the following as input parameters:

Table 9. Coax Design ParametersDESIGN PARAMETER EXAMPLE VALUE

VDDIO 1.8 V, 2.8 V, or 3.3 VVDD_n 1.8 V

AC Coupling Capacitors for DOUT± 0.1 µF, 0.047 µF (For the unused data pin, DOUT– )

PCLK Frequency 50 MHz (12-bit low frequency), 75 MHz (12-bit high frequency), 100MHz (10-bit)

9.2.1.2 Detailed Design ProcedureFigure 32 shows the typical connection of a DS90UB913A-Q1 Serializer using a coax interface.

Figure 32. DS90UB913A-Q1 Typical Connection Diagram — Pin Control (Coax)


http://www.ti.com




FPD-Link III


Image Sensor

ECU Module


SDA

SCL

DOUT- RIN-

DOUT+ RIN+

Camera Unit

10 or 12

DATA

HSYNC

VSYNC

PCLKPixel Clock

SDA

SCL

Microcontroller

ROUT[11:0] or


SDA

SCL

PCLK

10 or 12

DATA

HSYNC

VSYNC

Pixel Clock

SDA

SCL

Camera Data

DS90UB914AQDeserializer

DS90UB913AQSerializer

GPO[3:0]GPO[3:0]

4

GPIO[3:0]

4GPIO[3:0]

Camera Data

CM

L D

ata

Thr

ough

put

(100

mV

/DIV

)

100

MH

z T

X P

ixel

Clo

ck(1

V/D

IV)

Time (2.5 ns/DIV)

Mag

nitu

de (

50 m

V/D

IV)

Time (200 ps/DIV)

41




9.2.1.3 Application Curves

Figure 33. Coax Eye Diagram at 1.4-Gbps Line Rate (100-MHz Pixel Clock) from Deserializer CML Loop-through

Output (CMLOUT±)

Figure 34. Coax Eye Diagram with 100-MHz TX Pixel ClockOverlay from Deserializer CML Loop-through Output

(CMLOUT±)

9.2.2 STP Application

Figure 35. STP Application Block Diagram

9.2.2.1 Design RequirementsFor the typical STP design applications, use the following as input parameters

Table 10. STP Design ParametersDESIGN PARAMETER EXAMPLE VALUE

VDDIO 1.8 V, 2.8 V, or 3.3 VVDD_n 1.8 V

AC Coupling Capacitors for DOUT± 0.1 µF

PCLK Frequency 50 MHz (12-bit low frequency), 75 MHz (12-bit high frequency), 100MHz (10-bit)


http://www.ti.com




DIN0DIN1DIN2DIN3DIN4DIN5DIN6

DIN7DIN8DIN9DIN10DIN11HSVSPCLK

PDB

DOUT+DOUT-

VDDCML

DAP (GND)

VDDPLL

VDDT

1.8 VDS90UB913A-Q1

C4

C5 C10

C11

C1

C2

NOTE:C1 - C2 = 0.1 µF (50 WV)C3 ± C7 = 0.01 µFC8 - C12 = 0.1 µFC13 - C14 = 4.7 µFC15 = 22 µFC16 - C17 = >100 pF RPU = 1 kQ to 4.7 kQRID (see ID[x] Resistor Value Table)FB1 - FB4: Impedance = 1 kQ (@ 100 MHz) low DC resistance (<1 Q)

The "Optional" components shown are provisions to provide higher system noise immunity and will therefore result in higher performance.

LVCMOSParallel

Bus

SerialFPD-Link IIIInterface

MODE

ID[X]

VDDIO

RES

LVCMOSControl

Interface

VDDIO

1.8 V

RID

10 kQ

C13C3

FB1

FB2

VDDDC7

SCL

VDDIO

C17

RPU

C16

RPU

SDA

I2CBus

InterfaceFB3

FB4

GPO[1]GPO[0]GPO

ControlInterface

C6

Optional

Optional

GPO[3]GPO[2]

C9

1.8 V

C12

1.8 V

C15

C141.8 V

1.8 V

RID

10 kQ

C8

42




9.2.2.2 Detailed Design ProcedureFigure 36 shows a typical connection of a DS90UB913A-Q1 Serializer using an STP interface.

Figure 36. DS90UB913A-Q1 Typical Connection Diagram — Pin Control (STP)


http://www.ti.com



CM

L D

ata

Thr

ough

put

(100

mV

/DIV

)

100

MH

z T

X P

ixel

Clo

ck(1

V/D

IV)

Time (2.5 ns/DIV)

Mag

nitu

de (

100

mV

/DIV

)

Time (200 ps/DIV)

43




9.2.2.3 Application Curves

Figure 37. STP Eye Diagram at 1.4-Gbps Line Rate (100-MHz Pixel Clock) from Deserializer CML Loop-through

Output (CMLOUT±)

Figure 38. STP Eye Diagram with 100-MHz TX Pixel ClockOverlay from Deserializer CML Loop-through Output

(CMLOUT±)

10 Power Supply RecommendationsThis device is designed to operate from an input core voltage supply of 1.8 V. Some devices provide separatepower and ground terminals for different portions of the circuit. This is done to isolate switching noise effectsbetween different sections of the circuit. Separate planes on the PCB are typically not required. Terminaldescription tables typically provide guidance on which circuit blocks are connected to which power terminal pairs.In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs. Thevoltage applied on VDDIO (1.8 V, 2.8 V, 3.3 V) or other power supplies making up VDD_n (1.8 V) should be at theinput pin - any board level DC drop should be compensated (i.e. ferrite beads in the path of the power supplyrails).


http://www.ti.com



44




11 Layout

11.1 Layout GuidelinesCircuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed tothe device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimizeunwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved byusing thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitancefor the PCB power system with low-inductance parasitics, which has proven especially effective at highfrequencies, and makes the value and placement of external bypass capacitors less critical. External bypasscapacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in therange of 0.01 µF to 0.1 µF. Tantalum capacitors may be in the 2.2-µF to 10-µF range. Voltage rating of thetantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors persupply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of powerentry. This is typically in the 50-µF to 100-µF range and will smooth low frequency switching noise. It isrecommended to connect power and ground pins directly to the power and ground planes with bypass capacitorsconnected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an externalbypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body sizereduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency ofthese external bypass capacitors, usually in the range of 20 to 30 MHz. To provide effective bypassing, multiplecapacitors are often used to achieve low impedance between the supply rails over the frequency of interest. Athigh frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducingthe impedance at high frequency.

Some devices provide separate power for different portions of the circuit. This is done to isolate switching noiseeffects between different sections of the circuit. Separate planes on the PCB are typically not required. PinDescription tables typically provide guidance on which circuit blocks are connected to which power pin pairs. Insome cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from thedifferential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differentiallines of 100 Ω are typically recommended for differential interconnect. The closely coupled lines help to ensurethat coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lineswill also radiate less.

Information on the WQFN style package is provided in TI Application Note: AN-1187 Leadless LeadframePackage (LLP).

11.1.1 Interconnect GuidelinesSee AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines for full details.• Use 100 Ω coupled differential pairs• Use the S/2S/3S rule in spacings

– – S = space between the pair– – 2S = space between pairs– – 3S = space to LVCMOS signal

• Minimize the number of Vias• Use differential connectors when operating above 500 Mbps line speed• Maintain balance of the traces• Minimize skew within the pair

Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the TexasInstrument web site at: www.ti.com/lvds.


http://www.ti.com



http://www.ti.com/lit/pdf/SNOA401



http://www.ti.com/lvds

45




11.2 Layout ExampleStencil parameters such as aperture area ratio and the fabrication process have a significant impact on pastedeposition. Inspection of the stencil prior to placement of the WQFN package is highly recommended to improveboard assembly yields. If the via and aperture openings are not carefully monitored, the solder may flowunevenly through the DAP. Stencil parameters for aperture opening and via locations are shown below:

Figure 39. No Pullback WQFN, Single Row Reference Diagram

Table 11. No Pullback WQFN Stencil Aperture Summary for DS90UB913A-Q1

DEVICE PINCOUNT MKT DWG PCB I/O PAD

SIZE (mm)PCB

PITCH(mm)

PCB DAPSIZE(mm)

STENCIL I/OAPERTURE

(mm)

STENCILDAP

APERTURE(mm)

NUMBER OFDAP

APERTUREOPENINGS

GAPBETWEEN

DAPAPERTURE(Dim A mm)

DS90UB913A-Q1 32 RTV 0.25 x 0.6 0.5 3.1 x 3.1 0.25 x 0.7 1.4 x 1.4 4 0.2


http://www.ti.com



46




Figure 40. DS90UB913A-Q1 Serializer Example Layout

The following PCB layout examples are derived from the layout design of the DS90UB913A-Q1 EvaluationModule (DS90UB913A-CXEVM and DS90UB914A-CXEVM REV A User’s Guide). These graphics and additionallayout description are used to demonstrate both proper routing and proper solder techniques when designing inthis Serializer.


http://www.ti.com



http://www.ti.com/lit/pdf/SNLU135

47




12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related DocumentationFor related documentation see the following:• DS90UB913A-CXEVM & DS90UB914A-CXEVM REV A User's Guide• I2C over DS90UB913/4 FPD-Link III with Bidirectional Control Channel• Sending Power Over Coax in DS90UB913A Designs• Soldering Specifications Application Report• IC Package Thermal Metrics Application Report• Leadless Leadframe Package (LLP) Application Report• LVDS Owner's Manual• Cable Requirements for the DS90UB913A & DS90UB914A

12.2 Receiving Notification of Documentation UpdatesTo receive notification of documentation updates, navigate to the device product folder on ti.com. In the upperright corner, click on Alert me to register and receive a weekly digest of any product information that haschanged. For change details, review the revision history included in any revised document.

12.3 Community ResourcesThe following links connect to TI community resources. Linked contents are provided "AS IS" by the respectivecontributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms ofUse.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaborationamong engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and helpsolve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools andcontact information for technical support.

12.4 TrademarksE2E is a trademark of Texas Instruments.All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge CautionThese devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foamduring storage or handling to prevent electrostatic damage to the MOS gates.

12.6 GlossarySLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable InformationThe following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and revision ofthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.


http://www.ti.com



http://www.ti.com/lit/pdf/SNLU135




http://www.ti.com/lit/pdf/SPRA953




http://www.ti.com/corp/docs/legal/termsofuse.shtml

http://www.ti.com/corp/docs/legal/termsofuse.shtml

http://e2e.ti.com

http://support.ti.com/

http://www.ti.com/lit/pdf/SLYZ022

PACKAGE OPTION ADDENDUM

www.ti.com 15-Nov-2016

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status(1)

Package Type PackageDrawing

Pins PackageQty

Eco Plan(2)

Lead/Ball Finish(6)

MSL Peak Temp(3)

Op Temp (°C) Device Marking(4/5)

Samples

DS90UB913ATRTVJQ1 ACTIVE WQFN RTV 32 2500 Green (RoHS& no Sb/Br)

CU SN Level-3-260C-168 HR -40 to 105 UB913AQ

DS90UB913ATRTVRQ1 ACTIVE WQFN RTV 32 1000 Green (RoHS& no Sb/Br)


DS90UB913ATRTVTQ1 ACTIVE WQFN RTV 32 250 Green (RoHS& no Sb/Br)


(1) The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.PREVIEW: Device has been announced but is not in production. Samples may or may not be available.OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availabilityinformation and additional product content details.TBD: The Pb-Free/Green conversion plan has not been defined.Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement thatlead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used betweenthe die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weightin homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuationof the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finishvalue exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on informationprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

http://www.ti.com/product/DS90UB913A-Q1?CMP=conv-poasamples#samplebuy



http://www.ti.com/productcontent

PACKAGE OPTION ADDENDUM

www.ti.com 15-Nov-2016

Addendum-Page 2

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device PackageType

PackageDrawing

Pins SPQ ReelDiameter

(mm)

ReelWidth

W1 (mm)

A0(mm)

B0(mm)

K0(mm)

P1(mm)

W(mm)

Pin1Quadrant

DS90UB913ATRTVJQ1 WQFN RTV 32 2500 330.0 12.4 5.3 5.3 1.3 8.0 12.0 Q1

DS90UB913ATRTVRQ1 WQFN RTV 32 1000 178.0 12.4 5.3 5.3 1.3 8.0 12.0 Q1

DS90UB913ATRTVTQ1 WQFN RTV 32 250 178.0 12.4 5.3 5.3 1.3 8.0 12.0 Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-May-2017

Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

DS90UB913ATRTVJQ1 WQFN RTV 32 2500 367.0 367.0 35.0

DS90UB913ATRTVRQ1 WQFN RTV 32 1000 210.0 185.0 35.0

DS90UB913ATRTVTQ1 WQFN RTV 32 250 210.0 185.0 35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-May-2017

Pack Materials-Page 2

www.ti.com

PACKAGE OUTLINE

C

5.154.85

5.154.85

0.80.7

0.050.00

2X 3.5

28X 0.5

2X 3.5

32X 0.50.3

32X 0.300.18

3.1 0.1

(0.1) TYP

WQFN - 0.8 mm max heightRTV0032APLASTIC QUAD FLATPACK - NO LEAD

4224386/A 06/2018

0.08 C

0.1 C A B0.05

NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PIN 1 INDEX AREA

SEATING PLANE

PIN 1 ID

SYMMEXPOSEDTHERMAL PAD

SYMM

1

8

9 16

17

24

2532

33

SCALE 2.500

AB

www.ti.com

EXAMPLE BOARD LAYOUT

28X (0.5)

(1.3)

(1.3)

(R0.05) TYP

0.07 MAXALL AROUND

0.07 MINALL AROUND

32X (0.6)

32X (0.24)

(4.8)

(4.8)

(3.1)

(3.1)

( 0.2) TYPVIA


4224386/A 06/2018

NOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

SYMM

SYMM

SEE SOLDER MASKDETAIL

LAND PATTERN EXAMPLEEXPOSED METAL SHOWN

SCALE: 15X

1

8

9 16

17

24

2532

33

METAL EDGE

SOLDER MASKOPENING

EXPOSED METAL

METAL UNDERSOLDER MASK

SOLDER MASKOPENING

EXPOSEDMETAL

NON SOLDER MASKDEFINED

(PREFERRED)SOLDER MASK DEFINED

SOLDER MASK DETAILS

www.ti.com

EXAMPLE STENCIL DESIGN

32X (0.6)

32X (0.24)

28X (0.5)

(4.8)

(4.8)

(0.775) TYP

(0.775) TYP

4X (1.35)

4X (1.35)

(R0.05) TYP


4224386/A 06/2018

NOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

SOLDER PASTE EXAMPLEBASED ON 0.125 MM THICK STENCIL

SCALE: 20X

EXPOSED PAD 3376% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

SYMM

SYMM

1

8

9 16

17

24

2532

33

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to itssemiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyersshould obtain the latest relevant information before placing orders and should verify that such information is current and complete.TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integratedcircuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products andservices.Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and isaccompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduceddocumentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statementsdifferent from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for theassociated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designersremain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers havefull and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI productsused in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, withrespect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerousconsequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm andtake appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer willthoroughly test such applications and the functionality of such TI products as used in such applications.TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended toassist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in anyway, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resourcesolely for this purpose and subject to the terms of this Notice.TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TIproducts, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specificallydescribed in the published documentation for a particular TI Resource.Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications thatinclude the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISETO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTYRIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, orother intellectual property right relating to any combination, machine, or process in which TI products or services are used. Informationregarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty orendorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of thethird party, or a license from TI under the patents or other intellectual property of TI.TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES ORREPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TOACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OFMERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUALPROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OFPRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES INCONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEENADVISED OF THE POSSIBILITY OF SUCH DAMAGES.Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, suchproducts are intended to help enable customers to design and create their own applications that meet applicable functional safety standardsand requirements. Using products in an application does not by itself establish any safety features in the application. Designers mustensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products inlife-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., lifesupport, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, allmedical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applicationsand that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatoryrequirements in connection with such selection.Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2018, Texas Instruments Incorporated

http://www.ti.com/sc/docs/stdterms.htm

DS90UB913A-Q1 25-MHz to 100-MHz 10/12-Bit FPD-Link III ... · DSP, FPGA/ µ-Processor/ ECU...

Documents

Transcript of DS90UB913A-Q1 25-MHz to 100-MHz 10/12-Bit FPD-Link III ... · DSP, FPGA/ µ-Processor/ ECU...